

1.8V 32M-BIT SERIAL NOR FLASH WITH DUAL AND QUAD SPI, QPI & DTR



Contents

| Con | tents | 8 | 2 |
|-----|-------|--|----|
| FEA | TUR | RES | 5 |
| GEN | NER/ | AL DESCRIPTION | 6 |
| 1 | | DERING INFORMATION | |
| 2 | | OCK DIAGRAM | |
| 3 | | NNECTION DIAGRAMS | |
| 4 | | NAL DESCRIPTIONS | |
| • | 4.1 | Serial Data Input (DI) / IO0 | |
| | 4.2 | Serial Data Output (DO) / IO1 | |
| | 4.3 | Serial Clock (CLK) | |
| | 4.4 | Chip Select (CS#) | |
| | 4.5 | Write Protect (WP#) / IO2 | |
| | 4.6 | HOLD (HOLD#) / IO3 | |
| | 4.7 | RESET (RESET#) / IO3 | |
| 5 | | MORY ORGANIZATION | |
| • | 5.1 | Flash Memory Array | |
| | 5.2 | Security Registers | |
| | | 5.2.1 Security Register 0 | |
| 6 | FUN | NCTION DESCRIPTION | |
| | 6.1 | SPI Operations | |
| | | 6.1.1 SPI Modes | |
| | | 6.1.2 Dual SPI Modes | |
| | | 6.1.3 Quad SPI Modes | |
| | | 6.1.4 QPI Function | |
| | | 6.1.5 SPI / QPI DTR Read Function | |
| | | 6.1.6 Hold Function. | |
| | | 6.1.7 Software Reset & Hardware RESET# pin | |
| | 6.2 | | |
| | | 6.2.1 BUSY | |
| | | 6.2.2 Write Enable Latch (WEL) | 24 |
| | | 6.2.3 Block Protect Bits (BP2, BP1, BP0) | |
| | | 6.2.4 Top / Bottom Block Protect (TB) | |
| | | 6.2.5 Sector / Block Protect (SEC) | |
| | | 6.2.6 Complement Protect (CMP) | |
| | | 6.2.7 The Status Register Protect (SRP1, SRP0) | |
| | | 6.2.8 Erase / Program Suspend Status (SUS1, SUS2) | |
| | | 6.2.9 Security Register Lock Bits (LB3, LB2, LB1) | |
| | | 6.2.10 Quad Enable (QE) | |
| | | 6.2.11 HOLD# or RESET# Pin Function (HRSW) | |
| | | 6.2.12 Output Driver Strength (DRV1, DRV0) | 26 |
| | | 6.2.13 High Frequency Mode Enable Bit (HFM) | 26 |
| | | 6.2.14 Write Protect Selection (WPS) | 26 |
| | | 6.2.15 Dummy Configuration (DC) | 26 |
| | 6.3 | Write Protection | |
| | | 6.3.1 Write Protect Features | 27 |
| | | 6.3.2 Block Protection Maps | 28 |
| | | 6.3.3 Individual Block Memory Protection (WPS=1) | 30 |
| | 6.4 | Page Program | |
| | 6.5 | Sector Erase, Block Erase and Chip Erase | |
| | 6.6 | Polling during a Write, Program or Erase Cycle | |
| | 6.7 | Active Power, Stand-by Power and Deep Power-Down Modes | |
| 7 | INS | TRUCTIONS | |
| | 7.1 | Configuration and Status Commands | |



| | 7.1.1 Read Status Register (05h/35h/15h) | |
|------------|---|------|
| | 7.1.2 Write Enable (06h) | |
| | 7.1.3 Write Enable for Volatile Status Register (50h) | . 38 |
| | 7.1.4 Write Disable (04h) | |
| | 7.1.5 Write Status Register (01h/31h/11h) | |
| 7.2 | | |
| | 7.2.1 Page Program (PP) (02h) | |
| | 7.2.2 Quad Input Page Program (32h) | |
| | 7.2.3 Sector Erase (SE) (20h) | |
| | 7.2.4 Block Erase (BE) (D8h) and Half Block Erase (52h) | 43 |
| | 7.2.5 Chip Erase (CE) (C7h or 60h) | |
| | 7.2.6 Erase / Program Suspend (75h) | |
| | 7.2.7 Erase / Program Resume (7Ah) | |
| 7.3 | | |
| 7.5 | 7.3.1 Read Data (03h) | |
| | 7.3.2 Fast Read (08h) | |
| | 7.3.3 DTR Fast Read (0Dh) | |
| | 7.3.4 Fast Read Dual Output (3Bh) | |
| | 7.3.5 Fast Read Quad Output (6Bh) | |
| | | |
| | 7.3.6 Fast Read Dual I/O (BBh) | |
| | 7.3.7 DTR Fast Read Dual I/O (BDh) | |
| | 7.3.8 Fast Read Quad I/O (EBh) | |
| | 7.3.9 DTR Fast Read Quad I/O (EDh) | |
| 7 4 | 7.3.10 Set Burst with Wrap (77h) | |
| 7.4 | | |
| | 7.4.1 Software Reset Enable (66h) | |
| | 7.4.2 Software Reset (99h) | |
| 7.5 | | |
| | 7.5.1 Deep Power-down (DP) (B9h) | |
| | 7.5.2 Release Power-down / Device ID (ABh) | |
| | 7.5.3 Read Manufacturer / Device ID (90h) | |
| | 7.5.4 Read Identification (RDID) (9Fh/AFh) | |
| | 7.5.5 Read SFDP Register (5Ah) | |
| | 7.5.6 Erase Security Registers (44h) | |
| | 7.5.7 Program Security Registers (42h) | |
| | 7.5.8 Read Security Registers (48h) | |
| | 7.5.9 Read Manufacturer / Device ID Dual I/O (92h) | . 62 |
| | 7.5.10 Read Manufacturer / Device ID Quad I/O (94h) | |
| | 7.5.11 Read Unique ID Number (4Bh) | |
| | 7.5.12 Set Read Parameters (C0h) | |
| | 7.5.13 Burst Read with Wrap (0Ch) | |
| | 7.5.14 DTR Burst Read with Wrap (0Eh) | . 64 |
| | 7.5.15 Individual Block/Sector Lock (36h) | |
| | 7.5.16 Individual Block/Sector Unlock (39h) | . 66 |
| | 7.5.17 Read Block/Sector Lock (3Dh) | . 67 |
| | 7.5.18 Global Block/Sector Lock (7Eh) | . 68 |
| | 7.5.19 Global Block/Sector Unlock (98h) | . 68 |
| | 7. <mark>5.20 Enter QPI Mode (38h)</mark> | . 69 |
| | 7.5.21 Exit QPI Mode (FFh) | . 69 |
| ELE | ECTRICAL CHARACTERISTIC | |
| 8.1 | Power-Up Power-Down Timing and Requirements | |
| 8.2 | Absolute Maximum Ratings | |
| 8.3 | Recommended Operating Ranges | |
| 8.4 | DC Characteristics | |
| 8.5 | AC Measurement Conditions | |
| 8.6 | AC Electrical Characteristics | |
| | CKAGE MECHANICAL | |

8

9



ZB25LQ32B_DTR

| 9.1 | SOP8 - 150mil | 77 |
|-----|--------------------------|----|
| 9.2 | SOP8 - 208mil | 78 |
| 9.3 | DFN8 (2*3*0.55mm) | 79 |
| 9.4 | DFN8 (4*3*0.55mm) | 80 |
| 9.5 | TFBGA24 (5*5 Ball Array) | |
| | TFBGA24 (6*4 Ball Array) | |
| | IST | |





FEATURES

■ Power Supply Voltage

- Single 1.65V-2.0V supply

■ 32M bit Serial Flash

- 32 M-bit/4M-Byte/16,384 pages
- 256 Bytes per programmable page
- Uniform 4K-Byte Sectors, 32K/64K-Byte Blocks

■ New Family of SPI Flash Memories

- Standard SPI: CLK, CS#, DI, DO, WP#, HOLD# / RESET#
- Dual SPI: CLK, CS#, DI, DO, WP#, HOLD# / RESET#
- Quad SPI: CLK, CS#, IO0, IO1, IO2, IO3
- QPI: CLK, CS#, IO0, IO1, IO2, IO3
- SPI / QPI DTR (Double Transfer Rate) Read
- Software & Hardware Reset
- Auto-increment Read capability

■ Temperature Ranges

- Industrial (-40°C to 85°C)
- Industrial (-40°C to 105°C)

■ Low power consumption

- 2.5 μA typical standby current, HFM =0
- 8 μA typical standby current, HFM =1
- 2.5 µA typical power down current

Efficient "Continuous Read" and QPI Mode

- Continuous Read with 8/16/32/64-Byte Wrap
- As few as 8 clocks to address memory
- Quad Peripheral Interface (QPI) reduces instruction overhead

Flexible Architecture with 4KB sectors

- Sector Erase (4K-Byte)
- Block Erase (32K/64K-Byte)
- Page Program up to 256 Bytes
- More than 100K erase/program cycles
- More than 20-year data retention

Advanced Security Feature

- Software and Hardware Write-Protect
- Power Supply Lock-Down and OTP protection
- Top/Bottom, Complement array protection
- Individual Block/Sector array protection
- 128-Bit Unique ID for each device
- Serial Flash Discoverable Parameters (SFDP) Register
- 3X1024-Byte Security Registers with OTP locks
- Volatile & Non-volatile Status Register Bits

High performance program/erase speed

- Page program time: 400us typical
- Sector erase time: 50ms typical
- Block erase time: 250ms typical
- Chip erase time: 10s typical

Package Options

- SOP8 208mil
- DFN8 (4*3*0.55mm)
- DFN8 (5*6*0.75mm)
- DFN8 (6*8*0.75mm)
- TFBGA24
- All Pb-free packages are RoHS compliant



GENERAL DESCRIPTION

The ZB25LQ32B_DTR of non-volatile flash memory device supports the standard Serial Peripheral Interface (SPI). Traditional SPI single bit serial input and output (Single I/O or SIO) is supported as well as optional two bit (Dual I/O or DIO) and four bit (quad I/O or QIO) serial protocols. This multiple width interface is called SPI Multi-I/O or MIO.

The SPI protocols use only 4 to 6 signals:

- ◆ Chip Select (CS#)
- ◆ Serial Clock (CLK)
- ◆ Serial Data
 - IO0 (DI)
 - IO1 (DO)
 - IO2 (WP#)
 - IO3 (HOLD# / RESET#)

The ZB25LQ32B_DTR support the standard Serial Peripheral Interface (SPI), Dual/Quad I/O SPI as well as 2-clocks instruction cycle Quad Peripheral Interface (QPI) as well as Double Transfer Rate (DTR): Serial Clock, Chip Select, Serial Data I/O0 (DI), I/O1 (DO), I/O2 (WP#), and I/O3 (HOLD# / RESET#). SPI clock frequencies of up to 133MHz are supported allowing equivalent clock rates of 266MHz (133MHz x 2) for Dual I/O and 532MHz (133MHz x 4) for Quad I/O when using the Fast Read Dual/Quad I/O and QPI instructions. These transfer rates can outperform standard Asynchronous 8 and 16-bit Parallel Flash memories. The Continuous Read Mode allows for efficient memory access with as few as 8-clocks of instruction-overhead to read a 24-bit address, allowing true XIP (execute in place) operation.

A Hold pin, Write Protect pin and programmable write protection, with top or bottom array control, provide further control flexibility. Additionally, the device supports JEDEC standard manufacturer and device ID and SFDP Register, a 128-bit Unique Serial Number and three 1024-Byte Security Registers.

The ZB25LQ32B_DTR provides an ideal storage solution for systems with limited space, signal connections, and power. These memories' flexibility and performance is better than ordinary serial flash devices. They are ideal for code shadowing to RAM, executing code directly (XIP), and storing reprogrammable data.



1 ORDERING INFORMATION

The ordering part number is formed by a valid combination of the following:




Figure 1.1 Ordering Information



2 BLOCK DIAGRAM




Figure 2.1 Block Diagram



3 CONNECTION DIAGRAMS




Figure 3.1 SOP8 (208mil)




Figure 3.2 DFN8



4 SIGNAL DESCRIPTIONS

Table 4.1 Pin Descriptions

| Symbol | Pin Name |
|-------------------------|--|
| CLK | Serial Clock Input |
| DI(IO0) | Serial Data Input(Data input output 0) (1) |
| DO(IO1) | Serial Data Output(Data input output 1) (1) |
| CS# | Chip Enable |
| WP#(IO2) ⁽³⁾ | Write Protect (Data input output 2) (2) |
| HOLD# / RESET#(3)(IO3) | Hold or Reset input(Data input output 3) (2) |
| VCC | Power Supply (1.65-2.0V) |
| GND | Ground |

Notes:

- (1) IO0 and IO1 are used for Standard and Dual SPI instructions.
- (2) IO0—IO3 are used for QUAD SPI / QPI instructions.
- (3) WP# and HOLD# / RESET# functions are only available for Standard and Dual SPI.

4.1 Serial Data Input (DI) / IO0

The SPI Serial Data Input (DI) pin is used to transfer data serially into the device. It receives instructions, address and data to be programmed. Data is latched on the rising edge of the Serial Clock (CLK) input pin. The DI pin becomes IOO - an input and output during Dual and Quad commands for receiving instructions, address, and data to be programmed (values latched on rising edge of serial CLK clock signal) as well as shifting out data (on the falling edge of CLK).

4.2 Serial Data Output (DO) / IO1

The SPI Serial Data Output (DO) pin is used to transfer data serially out of the device. Data is shifted out on the falling edge of the Serial Clock (CLK) input pin. DO becomes IO1 - an input and output during Dual and Quad commands for receiving instructions, addresses, and data to be programmed (values latched on rising edge of serial CLK clock signal) as well as shifting out data (on the falling edge of CLK).

4.3 Serial Clock (CLK)

The SPI Serial Clock Input (CLK) pin provides the timing for serial input and output operations. ("See SPI Mode")

4.4 Chip Select (CS#)

The SPI Chip Select (CS#) pin enables and disables device operation. When CS# is high the device is deselected and the Serial Data Output pins are at high impedance.

When deselected, the devices power consumption will be at standby levels unless an internal erase, program or status register cycle is in progress. When CS# is brought low the device will be selected, power consumption will increase to active levels and instructions can be written to and data read from the device. After power-up, CS# must transition from high to low before a new instruction will be accepted.

4.5 Write Protect (WP#) / IO2

The Write Protect (WP#) pin can be used to prevent the Status Register from being written. Used in conjunction with the Status Register's Block Protect (BP0, BP1 and BP2, TB, SEC, CMP) bits and Status Register Protect (SRP) bits, a portion or the entire memory array can be hardware protected.

The WP# function is not available when the Quad mode is enabled. The WP# function is replaced by IO2 for input and output during Quad mode for receiving addresses and data to be programmed (values are latched on rising edge of the CLK signal) as well as shifting out data (on the falling edge of CLK).



4.6 HOLD (HOLD#) / IO3

The HOLD# pin allows the device to be paused while it is actively selected. When HRSW bit is '0' (factory default is '0'), the HOLD# pin is enabled. When HOLD# is brought low, while CS# is low, the DO pin will be at high impedance and signals on the DI and CLK pins will be ignored (don't care). When HOLD# is brought high, device operation can resume. The HOLD# function can be useful when multiple devices are sharing the same SPI signals. The HOLD# pin is active low. When the QE bit of Status Register-2 is set for Quad I/O, the HOLD# pin function is not available since this pin is used for IO3.

4.7 RESET (RESET#) / IO3

The RESET# pin allows the device to be reset by the controller. When HRSW bit is '1' (factory default is '0'), the RESET# pin is enabled. Drive RESET# low for a minimum period of ~1us (tRESET*) will interrupt any on-going external/internal operations, regardless the status of other SPI signals (CS#, CLK, DI, DO, WP# and/or HOLD#). The Hardware Reset function is only available for standard SPI and Dual SPI operation, when QE=0, the IO3 pin can be configured either as a HOLD# pin or as a RESET# pin depending on Status Register setting, when QE=1, this pin is the Serial Data IO (IO3) for Quad I/O operation.



5 MEMORY ORGANIZATION

5.1 Flash Memory Array

The memory is organized as:

- 4,194,304 Bytes
- 64 blocks of 64K-Byte
- 512 sectors of 4K-Byte
- 16,384 pages (256 Bytes each)

Each page can be individually programmed (bits are programmed from 1 to 0). The device is Sector, Block or Chip Erasable but not Page Erasable.

Table 5.1⁽¹⁾ Memory Organization(ZB25LQ32B DTR)

| Block/ Security Register/SFDP | Sector | Address range | | |
|----------------------------------|--------|---------------|---------|--|
| Security Register 3 | - | 003000H | 0033FFH | |
| Security Register 2 | - | 002000H | 0023FFH | |
| Security Register 1 | - | 001000H | 0013FFH | |
| Security Register 0 (SFDP) | - | 000000H | 0000FFH | |
| ` , | 511 | 3FF000H | 3FFFFFH | |
| Block 63 | | | | |
| | 496 | 3F0000H | 3F0FFFH | |
| | 495 | 3EF000H | 3EFFFFH | |
| Block 62 | | | | |
| | 480 | 3E0000H | 3E0FFFH | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | 47 | 02F000H | 02FFFFH | |
| Block 2 | | | | |
| | 32 | 020000H | 020FFFH | |
| | 31 | 01F000H | 01FFFFH | |
| Block 1 | | | | |
| | 16 | 010000H | 010FFFH | |
| | 15 | 00F000H | 00FFFFH | |
| Block 0 | | | | |
| | 0 | 000000H | 000FFFH | |

Notes:

5.2 Security Registers

The ZB25LQ32B_DTR provides three 1024-Byte Security Registers. Each register can be used to store information that can be permanently protected by programming One Time Programmable (OTP) lock bits in Status Register-2.

Register 0 is used by Zbit to store and protect the Serial Flash Discoverable Parameters (SFDP) information that is also accessed by the Read SFDP command. See Table 5.1.

The three additional Security Registers can be erased, programmed, and protected individually. These registers may be used by system manufacturers to store and permanently protect security or other important information separate from the main memory array.

5.2.1 Security Register 0

⁽¹⁾ These are condensed tables that use a couple of sectors as references. There are address ranges that are not explicitly listed. All 4-KB sectors have the pattern XXX000h-XXXFFFh.



Serial Flash Discoverable Parameters (SFDP — JEDEC JESD216D):

This document defines the Serial Flash Discoverable Parameters (SFDP) revision D data structure for ZB25LQ32B_DTR family.

The Read SFDP (RSFDP) command (5Ah) reads information from a separate flash memory address space for device identification, feature, and configuration information, in accord with the JEDEC JESD216D standard for Serial Flash Discoverable Parameters.

The SFDP data structure consists of a header table that identifies the revision of the JESD216 header format that is supported and provides a revision number and pointer for each of the SFDP parameter tables that are provided. The parameter tables follow the SFDP header. However, the parameter tables may be placed in any physical location and order within the SFDP address space. The tables are not necessarily adjacent nor in the same order as their header table entries.

The SFDP header points to the following parameter tables:

■ Basic Flash

- This is the original SFDP table.

The physical order of the tables in the SFDP address space is: SFDP Header, and Basic Flash. The SFDP address space is programmed by Zbit and read-only for the host system.

5.2.2 Serial Flash Discoverable Parameters (SFDP) Address Map

The SFDP address space has a header starting at address zero that identifies the SFDP data structure and provides a pointer to each parameter. One Basic Flash parameter is mandated by the JEDEC JESD216D standard.

Table 5.2 SFDP Overview Map — Security Register 0

| Byte Address | Description |
|----------------|---|
| 0000h | Location zero within JEDEC JESD216D SFDP space – start of SFDP header |
| 0020h | Undefined space reserved for future SFDP header |
| 0030h | Start of SFDP parameter |
| | Remainder of SFDP JEDEC parameter followed by undefined space |
| 007Bh | End of SFDP space |
| 007Ch to 00FFh | Reserved space |



5.2.3 SFDP Header Field Definitions

Table 5.3 SFDP Signature and Parameter Identification Data Value

| SFDP Byte Address | SFDP Dword Name | Data | Description |
|-------------------------|---------------------------|------|---|
| 00h | SFDP Header | 53h | This is the entry point for Read SFDP (5Ah) command i.e. location zero within SFDP space ASCII "S" |
| 01h | 1st DWORD | 46h | ASCII "F" |
| 02h | | 44h | ASCII "D" |
| 03h | | 50h | ASCII "P" |
| 04h | | 08h | SFDP Minor Revision Number This 8-bit field indicates the minor revision number of this standard. The value in this field is 08h for devices which implement the JESD216D revision |
| 05h | SFDP Header 2nd DWORD | 01h | SFDP Major Revision Number This 8-bit field indicates the major revision number of this standard. The value in this field is 01h for devices which implement the JESD216D revision |
| 06h | | 01h | Number of Parameter Headers (zero based, 00h = 1 parameters) |
| 07h | | FFh | SFDP Access Protocol field |
| 08h | | 00h | Parameter ID LSB The JEDEC Basic Flash Parameter Table is assigned the ID LSB of 00h. |
| 09h | Parameter Header 0 1st | 07h | Parameter Table Minor Revision Number This 8-bit field indicates the minor revision number of the JEDEC Basic Flash Parameter table. The value in this field is 07h for this table defined by JESD216D revision |
| 0Ah | DWORD | 01h | Parameter Table Major Revision Number This 8-bit field indicates the major revision number of the parameter table. The value in this field is 01h for this table defined by JESD216D revision |
| 0Bh | | 10h | Parameter Table Length (in double words = Dwords = 4-Byte units) 10h = 16 Dwords |
| 0Ch | Parameter | 30h | Parameter Table Pointer Byte 0 (Dword = 4-Byte aligned) JEDEC Basic SPI Flash parameter Byte offset = 30h |
| 0Dh | Header 0 2nd | 00h | Parameter Table Pointer Byte 1 |
| 0Eh | DWORD | 00h | Parameter Table Pointer Byte 2 |
| 0Fh | | FFh | Parameter ID MSB (FFh = JEDEC defined legacy Parameter ID) |
| 10h | | 5Eh | ID Number It indicates Zbit manufacture ID |
| 11h | Parameter Header 1 1st | 00h | Parameter Table Minor Revision Number Starts from 00h |
| 12h | DWORD | 01h | Parameter Table Major Revision Number Starts from 01h |
| 13h | | 03h | Parameter Table Length, 0 based |
| 14h | Parameter Header 1 2nd | 70h | Parameter Table Pointer Byte 0 (Dword = 4-Byte aligned) Zbit Flash parameter Byte offset = 70h |
| 15h | | 00h | Parameter Table Pointer Byte 1 |
| 16h | DWORD | 00h | Parameter Table Pointer Byte 2 |
| 17h | | FFh | Unused |



5.2.4 JEDEC SFDP Basic SPI Flash Parameter

Table 5.4 Basic SPI Flash Parameter, JEDEC SFDP Rev D (Sheet 1 of 5)

| SFDP Parameter Relative Byte Address Data Description Start of SFDP JEDEC parameter Bits 7:5 = unused = 111b Bit 4:3 = 05h is volatile status register write instruction ar default non-volatile= 00b | |
|--|------------------------|
| Bits 7:5 = unused = 111b Bit 4:3 = 05h is volatile status register write instruction ar | |
| Bit 2 = Program Buffer > 64 Bytes = 1 Bits 1:0 = Uniform 4-KB erase is supported throughout the de | |
| 31h 20h Bits 15:8 = Uniform 4-KB erase instruction = 20h | |
| JEDEC Basic Flash Parameter Dword-1 Bit 23 = Unused = 1b Bit 22 = Supports QOR Read (1-1-4), Yes = 1b Bit 21 = Supports QIO Read (1-4-4), Yes = 1b Bit 20 = Supports DIO Read (1-2-2), Yes = 1b Bit 19 = Supports DTR, YES= 1b Bit 18:17 = Number of Address Bytes 3 only = 00b Bit 16 = Supports SIO and DIO Yes = 1b Binary Field: 1-1-1-1-00-1 Nibble Format: 1111_1001 Hex Format: F9 | |
| 33h FFh Bits 31:24 = Unused = FFh | |
| 34h JEDEC FFh Density in bits, zero based, | |
| 35h Basic Flash FFh 32 Mb = 01FFFFFFh | |
| 36h Parameter FFh 64 Mb = 03FFFFFh | |
| 37h Dword-2 01h 128 Mb = 07FFFFFFh | |
| 38h JEDEC Bits 7:5 = number of QIO (1-4-4)Mode cycles = 010b Bits 4:0 = number of Fast Read QIO Dummy cycles = 00100 code | Ob for default latency |
| 39h Basic Flash EBh Fast Read QIO (1-4-4)instruction code | |
| Parameter Dword-3 Bits 23:21 = number of Quad Out (1-1-4) Mode cycles = 000b Bits 20:16 = number of Quad Out Dummy cycles = 01000b code | b for default latency |
| 3Bh GBh Quad Out (1-1-4)instruction code | |
| 3Ch JEDEC Bits 7:5 = number of Dual Out (1-1-2)Mode cycles = 000b Bits 4:0 = number of Dual Out Dummy cycles = 01000b for de | efault latency code |
| 3Dh Basic Flash Dual Out (1-1-2) instruction code | |
| Bits 23:21 = number of Dual I/O Mode cycles = 100b Bits 20:16 = number of Dual I/O Dummy cycles = 00000b for | default latency code |
| 3Fh BBh Dual I/O instruction code | |
| Bits 7:5 RFU = 111b Bit 4 = QPI (4-4-4) fast read commands supported = 1b Bits 3:1 RFU = 111b Bit 0 = Dual All not supported = 0b | |
| 41h Parameter FFh Bits 15:8 = RFU = FFh | |
| 42h | |
| 43h Bits 31:24 = RFU = FFh | |
| 44h Bits $7.0 = RFIJ = FFh$ | |
| 45h JEDEC Basic Flash Bits 15:8 = RFU = FFh | |
| 46h Parameter FFh Bits 23:21 = number of Dual All Mode cycles = 111b Bits 20:16 = number of Dual All Dummy cycles = 1111b | |
| 47h Dword-6 FFh Dual All instruction code | |



Table 5.4 Basic SPI Flash Parameter, JEDEC SFDP Rev D (Sheet 2 of 5)

| 0500 | 1 | I | I didilietel, JEDEO SI DI Nev D (Sileet 2 SI 3) |
|--------------------------------------|---|------|---|
| SFDP Parameter Relative Byte Address | SFDP Dword Name | Data | Description |
| 48h | | FFh | Bits 7:0 = RFU = FFh |
| 49h | JEDEC | FFh | Bits 15:8 = RFU = FFh |
| 4Ah | Basic Flash Parameter Dword-7 | 44h | Bits 23:21 = number of QPI Mode cycles = 010b Bits 20:16 = number of QPI Dummy cycles = 00100b for default latency code |
| 4Bh | Dworu-7 | EBh | QPI instruction code |
| 4Ch | JEDEC | 0Ch | Erase Type 1 size 2 ^N Bytes = 4 KB = 0Ch (for Uniform 4 KB) |
| 4Dh | Basic Flash | 20h | Erase Type 1 instruction |
| 4Eh | Parameter | 0Fh | Erase Type 2 size 2 ^N Bytes = 32 KB = 0Fh (for Uniform 32 KB) |
| 4Fh | Dword-8 | 52h | Erase Type 2 instruction |
| 50h | JEDEC | 10h | Erase Type 3 size 2 ^N Bytes =64 KB = 10h(for Uniform 64 KB) |
| 51h | Basic Flash | D8h | Erase Type 3 instruction |
| 52h | Parameter Dword-9 | 00h | Erase Type 4 size 2 ^N Bytes = not supported = 00h |
| 53h | | FFh | Erase Type 4 instruction = not supported = FFh |
| 54h | | 21h | Bits 31:30 = Erase Type 4 Erase, Typical time units (00b: 1 ms, 01b: 16 ms, 10b: |
| 55h | | 4Ah | 128 ms, 11b:1 s) = RFU = 11b |
| 56h | | BDh | Bits 29:25 = Erase Type 4 Erase, Typical time count = RFU = 01111b (typ erase |
| 57h | JEDEC Basic Flash Parameter Dword-10 | FEh | time = (count+1) * units) = RFU = 11111 Bits 24:23 = Erase Type 3 Erase, Typical time units (00b: 1 ms, 01b: 16 ms, 10b: 128 ms, 11b:1 s) = RFU = 01b Bits 22:18 = Erase Type 3 Erase, Typical time count = 01001b (typ erase time = (count +1) *units) = 16*16 ms = 250ms Bits 17:16 = Erase Type 2 Erase, Typical time units (00b: 1 ms, 01b: 16 ms, 10b: 128 ms, 11b:1 s) = 16 ms = 01b Bits 15:11 = Erase Type 2 Erase, Typical time count = 01001b (typ erase time = (count +1) *units) = 10*16 ms = 150 ms Bits 10:9 = Erase Type 1 Erase, Typical time units (00b: 1 ms, 01b: 16 ms, 10b: 128 ms, 11b: 1s) = 16ms = 01b Bits 8:4 = Erase Type 1 Erase, Typical time count = 00010b (typ erase time = (count +1) *units) = 3*16 ms = 50 ms Bits 3:0 = Count = (Max Erase time / (2 * Typical Erase time))- 1 = 0001b Multiplier from typical erase time to maximum erase time = 8x multiplier Max Erase time = 2*(Count +1)*Typ Erase time Binary Fields: 1111111_0101111_01001_010010_0001 Hisble Format: 111_1110_1011_1101_0100_1010_0010_0001 Hex Format: FE BD 4A 21 |



Table 5.4 Basic SPI Flash Parameter, JEDEC SFDP Rev D (Sheet 3 of 5)

| CEDB | I TABIO O. T I | 1 | ISN Parameter, JEDEC SEDP Rev D (Sneet 3 of 5) |
|--------------------------------------|---|------|--|
| SFDP Parameter Relative Byte Address | SFDP Dword Name | Data | Description |
| 58h | | 82h | Bits 23 = Byte Program Typical time, additional Byte units (0b:1 μ s, 1b:8 μ s) = 1 μ s = |
| 59h | | 65h | 0b |
| 5Ah | JEDEC Basic Flash Parameter Dword-11 | 14h | Bits 22:19 = Byte Program Typical time, additional Byte count, (count+1)*units, count = 0010b,(typ Program time = (count +1) * units) = 3*1 μs = 3 μs Bits 18 = Byte Program Typical time, first Byte units (0b:1 μs, 1b:8 μs) = 8 μs = 1b Bits 17:14 = Byte Program Typical time, first Byte count, (count+1)*units, count = 0001b, (typ Program time = (count +1) * units) = 2*8 μs = 16 μs Bits 13 = Page Program Typical time units (0b:8 μs, 1b:64 μs) = 64 μs = 1b Bits 12:8 = Page Program Typical time count, (count+1)*units, count =00101b, (typ Program time = (count +1) * units) = 6*64 μs = 400 μs Bits 7:4 = N = 1000b, Page size= 2N = 256B page Bits 3:0 = Count = 0010b = (Max Page Program time / (2 * Typ Page Program time))-1 Multiplier from typical Page Program time to maximum Page Program time = 2x multiplier Max Page Program time = 2*(Count +1)*Typ Page Program time Binary Fields: 0-0010-1-0001-1-00101-1000-0010 Nibble Format: 0001_0100_0110_0101_1000_0010 Hex Format: 14_65_82 |
| 5Bh | | C2h | 32 Mb = 1100_0010b = C2h Bit 31 Reserved = 1b Bits 30:29 = Chip Erase, Typical time units (00b: 16 ms, 01b: 256 ms, 10b: 4 s, 11b: 64 s) = 4s= 10b Bits 28:24 = Chip Erase, Typical time count, (count+1)*units, count = 00010b, (typ Program time = (count +1) * units) = 3*4s = 10s |
| 5Ch | | ECh | Bit 31 = Suspend and Resume supported = 0b |
| 5Dh | | 63h | Bits 30:29 = Suspend in-progress erase max latency units (00b: 128ns, 01b: 1us, 10b: |
| 5Eh | | 16h | $8 \mu s, 11b: 64 \mu s) = 1 \mu s = 01b$ |
| 5Fh | JEDEC Basic Flash Parameter Dword-12 | 33h | Bits 28:24 = Suspend in-progress erase max latency count = 10011b, max erase suspend latency = (count +1) * units = 20*1 μs = 20 μs Bits 23:20 = Erase resume to suspend interval count = 0001b, interval = (count +1) * 64 μs = 2* 64 μs = 128 μs Bits 19:18 = Suspend in-progress program max latency units (00b: 128ns, 01b: 1us, 10b: 8 μs,11b: 64 μs) = 1 μs= 01b Bits 17:13 = Suspend in-progress program max latency count = 10011b, max erase suspend latency = (count +1) * units = 20*1 μs = 20 μs Bits 12:9 = Program resume to suspend interval count = 0001b, interval = (count +1) * 64 μs = 2* 64 μs = 128 μs Bit 8 = RFU = 1b Bits 7:4 = Prohibited operations during erase suspend = xxx0b: May not initiate a new erase anywhere (erase nesting not permitted) + xx1xb: May not initiate a page program in the erase suspended sector size + x1xxb: The erase and program restrictions in bits 5:4 are sufficient = 1110b Bits 3:0 = Prohibited Operations During Program Suspend = xxx0b: May not initiate a new erase in the program suspended page size + xx0xb: May not initiate a new erase in the program suspended page size + xx0xb: May not initiate a new erase in the program suspended page size + x1xxb: The erase and program restrictions in bits 1:0 are sufficient = 1101b Binary Fields: 0-01-10011-0001-01-10011-0001-1-1110-1100 Nibble Format: 33_16_63_EC |



Table 5.4 Basic SPI Flash Parameter, JEDEC SFDP Rev D (Sheet 4 of 5)

| SFDP | | I | Isin Parameter, Jedec Spdp Rev d (Sneet 4 of 5) |
|--|---|------|--|
| Parameter Relative Byte Address | SFDP Dword Name | Data | Description |
| 60h | JEDEC | 7Ah | Bits 31:24 = Erase Suspend Instruction = 75h |
| 61h | Basic Flash | 75h | Bits 23:16 = Erase Resume Instruction = 7Ah |
| 62h | Parameter | 7Ah | Bits 15:8 = Program Suspend Instruction = 75h |
| 63h | Dword-13 | 75h | Bits 7:0 = Program Resume Instruction = 7Ah |
| 64h | | F7h | Bit 31 = Deep Power-Down Supported = 0 |
| 65h | | A2h | Bits 30:23 = Enter Deep Power-Down Instruction = B9h |
| 66h | | D5h | Bits 22:15 = Exit Deep Power-Down Instruction = ABh Bits 14:13 = Exit Deep Power-Down to next operation delay units = (00b: 128 ns, 01b: |
| 67h | JEDEC Basic Flash Parameter Dword-14 | 5Ch | 1 μs, 10b: 8 μs, 11b: 64 μs) = 1 μs = 01b Bits 12:8 = Exit Deep Power-Down to next operation delay count = 00010b, Exit Deep Power-Down to next operation delay = (count+1)*units = $3*1$ μs=3 μs Bits $7:4$ = RFU = 1111b Bit $3:2$ = Status Register Polling Device Busy = 01b: Legacy status polling supported = Use legacy polling by reading the Status Register with 05h instruction and checking BUSY bit (0=ready; 1=busy). Bits $1:0$ = RFU = 11b Binary Fields: $0-10111001-10101011-01-00010-1111-01-11$ Nibble Format: $0101_1100_1101_10101_1010_10101_111_0111$ Hex Format: $5C_05_42_7$ |
| 68h | | 19h | Bits 31:24 = RFU = FFh |
| 69h | | F6h | Bit 23 = Hold and WP Disable = set QE(bit 1 of SR2) high = 1b |
| 6Ah 6Bh | JEDEC Basic Flash Parameter Dword-15 | FFh | Bits 22:20 = Quad Enable Requirements = 101b: QE is bit 1 of the status register 2. Status register 1 is read using Read Status instruction 05h. Status register 2 is read using instruction 35h. QE is set via Write Status instruction 01h with two data Bytes where bit 1 of the second Byte is one. It is cleared via Write Status with two data Bytes where bit 1 of the second Byte is zero. Bits 19:16 0-4-4 Mode Entry Method = xxx1b: Mode Bits[7:0] = A5h Note: QE must be set prior to using this mode + x1xxb: Mode Bits[7:0] = Axh + 1xxxb: RFU = 1101b Bits 15:10 0-4-4 Mode Exit Method = xx_xxx1b: Mode Bits[7:0] = 00h will terminate this mode at the end of the current read operation + xx_1xxxb: Input Fh (mode bit reset) on DQ0-DQ3 for 8 clocks. This will terminate the mode prior to the next read operation. + 11_x1xx: RFU = 111101b Bit 9 = 0-4-4 mode supported = 1 Bits 8:4 = 4-4-4 mode enable sequences = 0_0001b: set QE per QER description above, then issue instruction 38h Bits 3:0 = 4-4-4 mode disable sequences = xxx1b: issue FFh instruction + 1xxxb: issue the Soft Reset 66/99 sequence = 1001b Binary Fields: 111111111-1-101-1101-11110-1-100001-1001 Hex Format: FF_DD_F6_19 |



Table 5.4 Basic SPI Flash Parameter, JEDEC SFDP Rev D (Sheet 5 of 5)

| CEDD | | | T |
|--|---|------|--|
| SFDP Parameter Relative Byte Address | SFDP Dword Name | Data | Description |
| 6Ch | | E8h | Bits 31:24 = Enter 4-Byte Addressing |
| 6Dh | | 30h | = xxxx_xxx1b:issue instruction B7 (preceding write enable not required |
| 6Eh | 1 | C0h | + xx1x_xxxxb: Supports dedicated 4-Byte address instruction set. Consult vendor |
| 6Fh | JEDEC Basic Flash Parameter Dword-16 | 80h | data sheet for the instruction set definition or look for 4-Byte Address Parameter Table. + 1xxx_xxxxb: Reserved = 10000000b not supported Bits 23:14 = Exit 4-Byte Addressing = xx_xxxxx_xxx1b:issue instruction E9h to exit 4-Byte address mode (Write enable instruction 06h is not required) + xx_xx1x_xxxxb: Hardware reset + xx_x1xx_xxxxb: Software reset (see bits 13:8 in this DWORD) + xx_1xxx_xxxxb: Power cycle + x1_xxxx_xxxxb: Reserved + 1x_xxxx_xxxxb: Reserved = 11_0000_0000b not supported Bits 13:8 = Soft Reset and Rescue Sequence Support = x1_xxxxb: issue reset enable instruction 66h, then issue reset instruction 99h. The reset enable, reset sequence may be issued on 1,2, or 4 wires depending on the device operating mode + 1x_xxxxb: exit 0-4-4 mode is required prior to other reset sequences above if the device may be operating in this mode. = 11_0000b Bit 7 = RFU = 1 Bits 6:0 = Volatile or Non-Volatile Register and Write Enable Instruction for Status Register 1 = xxx_1xxxb: Non-Volatile/Volatile status register 1 powers-up to last written value in the nonvolatile status register, use instruction 06h to enable write to non-volatile status register. Volatile status register may be activated after power-up to override the non-volatile status register, use instruction 50h to enable write and activate the volatile status register. + x1x_xxxxb: Reserved + 1xx_xxxxb: Reserved + 1xx_xxxxb: Reserved = 1101000b Binary Fields: 100000000-1100000000-1100000_1110_1000 Nibble Format: 80_C0_30_E8 |



Table 5.5 Zbit flash parameter

| SFDP Parameter Relative Byte Address | SFDP Dword Name | Data | Description |
|--|------------------------------------|------------|---|
| 70h | | 00h | Bits 15:0 = VCC Supply Maximum Voltage |
| 71h | Zbit flash | 20h | 2000h = 2.000 V 2700h = 2.700 V 3600h = 3.600 V |
| 72h | parameter | 50h | Bits 31:16 = VCC Supply Minimum Voltage |
| 73h | Dword-1 | 16h | 1650h = 1.650V 2250h = 2.250V 2350h = 2.350V 2700h = 2.700V |
| 74h | | 9Fh | Bit 0 = HW Reset# pin (0=not support, 1=support) = 1b |
| 75h 76h | Zbit flash parameter Dword-2 | F9h 77h | Bit 1 = HW Hold# pin (0=not support, 1=support) = 1b Bit 2 = Deep Power Down Mode (0=not support, 1=support) = 1b Bit 3 = SW Reset (0=not support, 1=support) = 1b Bits 11:4 = SW Reset Opcode: Should be issue Reset Enable(66H) before Reset cmd = 10011001b Bit 12 = Program Suspend/Resume (0=not support, 1=support) = 1b Bit 13 = Erase Suspend/Resume (0=not support, 1=support) = 1b Bit 14 = Unused = 1b Bit 15 = Wrap-Around Read mode (0=not support, 1=support) = 1b Binary Fields: 1111_10011001_1111 Nibble Format: 1111_1001_1001_1111 Hex Format: F9_9F Wrap-Around Read mode Opcode Wrap-Around Read data length |
| 77h | | 64h | 08H:support 8B wrap-around read 16H:8B&16B 32H:8B&16B&32B 64H:8B&16B&32B&64B |
| 78h | | B1h | Bit 0 = Individual block lock (0=not support, 1=support) = 1b |
| 79h | Zbit flash parameter Dword-3 | C(E)9h | Bit 1 = Individual block lock bit (Volatile/Nonvolatile) (0=Volatile, 1=Nonvolatile) = 0b Bits 9:2 = Individual block lock Opcode = 00110110b Bit 10 = Individual block lock Volatile protect bit default protect status (0=protect, 1=unprotect) = 0b Bit 11 = Secured OTP (0=not support, 1=support) = 1b Bit 12 = Read Lock (0=not support, 1=support) = 0b Bit 13 = Permanent Lock (0=not support, 1=support) = 0b/1b ⁽¹⁾ Bits 15:14 = Unused = 11b Binary Fields: 110(1)010_01101100_01 Nibble Format: 110(1)0_1001_1011_0001 Hex Format: C(E)9_B1 |
| 7Ah | | FFh | Unused |
| 7Bh | | FFh | Unused |

NOTE:

(1) ZB25LQ32B_DTR support Permanent Lock. Please contact Zbit for details.



6 FUNCTION DESCRIPTION

6.1 SPI Operations

6.1.1 SPI Modes

The ZB25LQ32B_DTR can be driven by an embedded microcontroller (bus master) in either of the two following clocking modes.

- ◆Mode 0 with Clock Polarity (CPOL) = 0 and, Clock Phase (CPHA) = 0
- ◆Mode 3 with CPOL = 1 and, CPHA = 1

For these two modes, input data is always latched in on the rising edge of the CLK signal and the output data is always available on the falling edge of the CLK clock signal.

The difference between the two modes is the clock polarity when the bus master is in standby mode and not transferring any data.

- ◆CLK will stay at logic low state with CPOL = 0, CPHA = 0
- ◆ CLK will stay at logic high state with CPOL = 1, CPHA = 1




Figure 6.1 SPI Modes

Timing diagrams throughout the rest of the document are generally shown as both mode 0 and 3 by showing CLK as both high and low at the fall of CS#. In some cases a timing diagram may show only mode 0 with CLK low at the fall of CS#. In such case, mode 3 timing simply means clock is high at the fall of CS# so no CLK rising edge set up or hold time to the falling edge of CS# is needed for mode 3.

CLK cycles are measured (counted) from one falling edge of CLK to the next falling edge of CLK. In mode 0 the beginning of the first CLK cycle in a command is measured from the falling edge of CS# to the first falling edge of CLK because CLK is already low at the beginning of a command.

6.1.2 Dual SPI Modes

The ZB25LQ32B_DTR supports Dual SPI Operation when using the Fast Read Dual Output (3Bh) and Fast Dual I/O (BBh) instruction. These features allow data to be transferred from the device at twice the rate possible with the standard SPI. These instructions are ideal for quickly downloading code to RAM upon Power-up (code-shadowing) or for executing non-speed-critical code directly from the SPI bus (XIP). When using Dual SPI commands, the DI and DO pins become bidirectional I/O pins: IOO and IO1.

6.1.3 Quad SPI Modes

The ZB25LQ32B_DTR supports Quad SPI operation when using the Fast Read Quad Output (6Bh) and Fast Read Quad I/O (EBh) instruction. These instructions allow data to be transferred to or from the device four times the rate of ordinary Serial Flash. The Quad Read instructions offer a significant improvement in



continuous and random access transfer rates allowing fast code-shadowing to RAM or execution directly from the SPI bus (XIP). When using Quad SPI instructions, the DI and DO pins become bidirectional IO0 and IO1, and the WP# and HOLD# / RESET# pins become IO2 and IO3 respectively. Quad SPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set.

6.1.4 QPI Function

The ZB25LQ32B_DTR supports Quad Peripheral Interface (QPI) operations when the device is switched from Standard/Dual/Quad SPI mode to QPI mode using the "Enter QPI (38h)" instruction. The typical SPI protocol requires that the Byte-long instruction code being shifted into the device only via DI pin in eight serial clocks. The QPI mode utilizes all four IO pins to input the instruction code, thus only two serial clocks are required. This can significantly reduce the SPI instruction overhead and improve system performance in an XIP environment. Standard/Dual/Quad SPI mode and QPI mode are exclusive. Only one mode can be active at any given time. "Enter QPI (38h)" and "Exit QPI (FFh)" instructions are used to switch between these two modes. Upon power-up or after a software reset using "Reset (99h)" instruction, the default state of the device is Standard/Dual/Quad SPI mode. To enable QPI mode, the non-volatile Quad Enable bit (QE) in Status Register-2 is required to be set. When using QPI instructions, the DI and DO pins become bidirectional IO0 and IO1, and the WP# and HOLD# / RESET# pins become IO2 and IO3 respectively.

6.1.5 SPI / QPI DTR Read Function

To effectively improve the read operation throughput without increasing the serial clock frequency, ZB25LQ32B_DTR introduces multiple DTR (Double Transfer Rate) Read instructions that support Standard/Dual/ Quad SPI and QPI modes. The Byte-long instruction code is still latched into the device on the rising edge of the serial clock similar to all other SPI/QPI instructions. Once a DTR instruction code is accepted by the device, the address input and data output will be latched on both rising and falling edges of the serial clock.

6.1.6 Hold Function

For Standard SPI and Dual SPI operations, the HOLD# / RESET# (IO3) signal allows the device interface operation to be paused while it is actively selected (when CS# is low). The Hold function may be useful in cases where the SPI data and clock signals are shared with other devices. For example, if the page buffer is only partially written when a priority interrupt requires use of the SPI bus, the Hold function can save the state of the interface and the data in the buffer so programming command can resume where it left off once the bus is available again. The Hold function is only available for standard SPI and Dual SPI operation, not during Quad SPI.

To initiate a Hold condition, the device must be selected with CS# low. A Hold condition will activate on the falling edge of the HOLD# signal if the CLK signal is already low. If the CLK is not already low the Hold condition will activate after the next falling edge of CLK. The Hold condition will terminate on the rising edge of the HOLD# signal if the CLK signal is already low. If the CLK is not already low the Hold condition will terminate after the next falling edge of CLK. During a Hold condition, the Serial Data Output, (DO) or IO0 and IO1, are high impedance and Serial Data Input, (DI) or IO0 and IO1, and Serial Clock (CLK) are ignored. The Chip Select (CS#) signal should be kept active (low) for the full duration of the Hold operation to avoid resetting the internal logic state of the device.

6.1.7 Software Reset & Hardware RESET# pin

The ZB25LQ32B_DTR can be reset to the initial power-on state by a software Reset sequence, either in SPI mode or QPI mode. This sequence must include two consecutive commands: Enable Reset (66h) & Reset (99h). If the command sequence is successfully accepted, the device will take approximately the time of t_{RST} (see Table 8.6) to reset. No command will be accepted during the reset period.

ZB25LQ32B_DTR can also be configured to utilize a hardware RESET# pin. The HRSW bit in the Status Register-3 is the configuration bit for HOLD# pin function or RESET# pin function. When HRSW=0 (factory default), the pin acts as a HOLD# pin as described above; when HRSW =1, the pin acts as a RESET# pin. Drive the RESET# pin low for a minimum period of ~1us (trest the device to its initial power-on state. Any on-going Program/Erase operation will be interrupted and data corruption may happen. While



RESET# is low, the device will not accept any command input.

If QE bit is set to 1, the HOLD# or RESET# function will be disabled, the pin will become one of the four data I/O pins.

Hardware RESET# pin has the highest priority among all the input signals. Drive RESET# low for a minimum period of ~1us (treset(1)) will interrupt any on-going external/internal operations, regardless the status of other SPI signals (CS#, CLK, DI, DO, WP# and/or HOLD#).

Note:

(1) While a faster RESET# pulse (as short as a few hundred nanoseconds) will often reset the device, a 1us minimum is recommended to ensure reliable operation.

6.2 Status Register

The Read and Write Status Registers commands can be used to provide status and control of the flash memory device.

Status Register-1 (SR1) and Status Register-2 (SR2) can be used to provide status on the availability of the flash memory array, whether the device is write enabled or disabled, the state of write protection, Quad SPI setting, Security Register lock status, and Erase / Program Suspend status.

SR1 and SR2 contain non-volatile bits in locations SR1[7:2] and SR2[6:3,1,0] that control sector protection, OTP Register Protection, Status Register Protection, and Quad mode. Bits located in SR2[7], SR2[2], SR1[1], and SR1[0] are read only volatile bits for suspend, write enable, and busy status. These are updated by the memory control logic. The SR1[1] write enable bit is set only by the Write Enable (06h) command and cleared by the memory control logic when an embedded operation is completed.

Write access to the non-volatile Status Register bits is controlled by the state of the non-volatile Status Register Protect bits SR1[7] and SR2[0] (SRP0, SRP1), the Write Enable command (06h/50h) preceding a Write Status Registers command, and while Quad mode is not enabled, the WP# pin.

A volatile version of bits SR2[6], SR2[1], and SR1[7:2] that control sector protection and Quad Mode is used to control the behavior of these features after power up. During power up or software reset, these volatile bits are loaded from the non-volatile version of the Status Register bits. The Write Enable for Volatile Status Register (50h) command can be used to write these volatile bits when the command is followed by a Write Status Registers (01h) command. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits.

Status Register-3 (SR3) is used to configure and provide status on the variable HOLD# or RESET# function, Output Driver Strength, High Frequency Mode Enable Bit, Write Protect Selection and Dummy Configuration.

Table 6.1 Status Register-1 (SR1)

| Bits | Field | Function | Type | Default State | Description | | |
|------|-------|------------------------------|--------------------------|---------------|---|--|--|
| 7 | SRP0 | Status Register Protect 0 | | 0 | Controls Status Register Protection configuration with SRP1.See details in Table 6.4 Status Register Protect. | | |
| 6 | SEC | Sector / Block Protect | Non-volatile | 0 | 0 = BP2-BP0 protect 64-KB blocks 1 = BP2-BP0 protect 4-KB sectors | | |
| 5 | ТВ | Top / Bottom protect | and volatile versions | 0 | 0 = BP2-BP0 protect from the Top down 1 = BP2-BP0 protect from the Bottom up | | |
| 4 | BP2 | | | 0 | | | |
| 3 | BP1 | Block Protect Bits | | 0 | 000b = No protection | | |
| 2 | BP0 | 1 | | 0 | | | |
| 1 | WEL | Write Enable Latch | Volatile, Read only | 0 | 0 = Not Write Enabled, no embedded operation can start 1 = Write Enabled, embedded operation can start | | |
| 0 | BUSY | Embedded Operation Status | Volatile, Read only | 0 | 0 = Not Busy, no embedded operation in progress 1 = Busy, embedded operation in progress | | |



Table 6.2 Status Register-2 (SR2)

| Bits | Field | Function | Type | Default State | Description | |
|------|-------|--------------------------------|--|---------------|--|--|
| 7 | SUS1 | Erase Suspend Status | Volatile, Read Only | 0 | 0 = Erase not suspended 1 = Erase suspended | |
| 6 | CMP | Complement Protect | Non-volatile and volatile versions | 0 | 0 = Normal Protection Map 1 = Complementary Protection Map | |
| 5 | LB3 | Casumitus Damietan | | 0 | OTP Lock Bits 3:1 for Security Registers 3:1 | |
| 4 | LB2 | Security Register Lock Bits | OTP | 0 | 0 = Security Register not protected | |
| 3 | LB1 | LOCK DIIS | | 0 | 1 = Security Register protected | |
| 2 | SUS2 | Program Suspend Status | Volatile, Read Only | 0 | 0 = Program not suspended 1 = Program suspended | |
| 1 | QE | Quad Enable | Non-volatile and volatile | 0 | 0 = Quad Mode Not Enabled, the WP# pin and HOLD# / RESET# are enabled 1 = Quad Mode Enabled, the IO2 and IO3 pins are enabled, and WP# and HOLD# / RESET# functions are disabled | |
| 0 | SRP1 | Status Register Protect 1 | versions | 0 | Controls Status Register Protection configuration with SRP0.See details in Table 6.4 Status Register Protect. | |

Note:

(1) Reserved bit should be considered don't care for read.

Table 6.3 Status Register-3 (SR3)

| Bits | Field | Function | Туре | Default State | Description |
|------|----------|-----------------------------------|--|---------------|--|
| 7 | HRSW | HOLD# or RESET# function | Non voletile | 0 | When HRSW=0, the pin acts as HOLD#; when HRSW=1, the pin acts as RESET#. HRSW functions are only available when QE=0. |
| 6 | DRV1 | Output Driver | Non-volatile and volatile | 0 | The DRV1 & DRV0 bits are used to determine |
| 5 | DRV0 | Strength | versions | 0 | the output driver strength for the Read operations. |
| 4 | HFM | High Frequency Mode Enable Bit | | 1 | 0 =Low Standby Mode 1 =High Frequency Mode |
| 3 | Reserved | Reserved | N/A | 0 | N/A |
| 2 | WPS | Write Protect Selection | Non-volatile and Volatile versions | 0 | When WPS=0, the device will use the combination of CMP, SEC, TB, BP[2:0] bits to protect a specific area of the memory array. When WPS=1, the device will utilize the Individual Block Locks to protect any individual sector or blocks. |
| 1 | Reserved | Reserved | N/A | 0 | N/A |
| 0 | DC | Dummy Configuration | Non-volatile and volatile versions | 0 | Selects the number of dummy cycles. |

6.2.1 BUSY

BUSY is a read only bit in the status register (SR1[0]) which is set to a "1" state when the device is executing a Page Program, Sector Erase, Block Erase, Chip Erase or Write Status Register instruction. During this time the device will ignore further instructions except for the Read Status Register instruction (see tw, tpp, tse, tbe, and tce in AC Characteristics). When the program, erase or write status register instruction has completed, the BUSY bit will be cleared to a "0" state indicating the device is ready for further instructions.

6.2.2 Write Enable Latch (WEL)

Write Enable Latch (WEL) is a read only bit in the status register (SR1[1]) which is set to a 1 after executing a Write Enable Instruction. The WEL status bit is cleared to a 0 when the device is written disabled. A write disable state occurs upon power-up or after any of the following instructions: Write Disable, Page Program, Sector Erase, Block Erase, Chip Erase and Write Status Register.

6.2.3 Block Protect Bits (BP2, BP1, BP0)

The Block Protect Bits (BP2, BP1, BP0) are non-volatile read / write bits in the Status Register (SR1[4:2]) that provide Write Protection control and status. Block Protect bits can be set using the Write Status Registers Command (see twin Section 8.6). All, none or a portion of the memory array can be protected from Program and Erase commands (see Section 6.3.2, Block Protection Maps). The factory default setting for the Block



Protection Bits is 0 (none of the array is protected.)

6.2.4 Top / Bottom Block Protect (TB)

The non-volatile Top / Bottom bit (TB SR1[5]) controls whether the Block Protect Bits (BP2, BP1, BP0) protect from the Top (TB=0) or the Bottom (TB=1) of the array as shown in Section 6.3.2, Block Protection Maps. The factory default setting is TB=0. The TB bit can be set with the Write Status Registers Command depending on the state of the SRP0, SRP1 and WEL bits.

6.2.5 Sector / Block Protect (SEC)

The non-volatile Sector / Block Protect bit (SEC SR1[6]) controls if the Block Protect Bits (BP2, BP1, BP0) protect either 4-KB Sectors (SEC=1) or 64-KB Blocks (SEC=0) of the array as shown in Section 6.3.2, Block Protection Maps. The default setting is SEC=0.

6.2.6 Complement Protect (CMP)

The Complement Protect bit (CMP SR2[6]) is a non-volatile read / write bit in the Status Register (SR2[6]). It is used in conjunction with SEC, TB, BP2, BP1 and BP0 bits to provide more flexibility for the array protection. Once CMP is set to 1, previous array protection set by SEC, TB, BP2, BP1 and BP0 will be reversed. For instance, when CMP=0, a top 4-KB sector can be protected while the rest of the array is not; when CMP=1, the top 4-KB sector will become unprotected while the rest of the array become read-only. Refer to Section 6.3.2, Block Protection Maps for details. The default setting is CMP=0.

6.2.7 The Status Register Protect (SRP1, SRP0)

The Status Register Protect bits (SRP1 and SRP0) are non-volatile read / write bits in the Status Register (SR2[0] and SR1[7]). The SRP bits control the method of write protection: software protection, hardware protection, power supply lock-down, or one time programmable (OTP) protection.

| SRP1 | SRP0 | WP# | Status Register | Description |
|------|------|-----|---------------------------|---|
| 0 | 0 | Х | Software Protection | WP# pin has no control. SR1, SR2 and SR3 can be written to after a Write Enable command, WEL=1. [Factory Default] |
| 0 | 1 | 0 | Hardware Protected | When WP# pin is low the SR1, SR2 and SR3 are locked and cannot be written. |
| 0 | 1 | 1 | Hardware Unprotected | When WP# pin is high SR1, SR2 and SR3 are unlocked and can be written to after a Write Enable command, WEL=1. |
| 1 | 0 | Х | Power Supply Lock Down | SR1, SR2 and SR3 are protected and cannot be written to again until the next power-down, power-up cycle. (1) |
| 1 | 1 | X | One Time Program (2) | SR1, SR2 and SR3 are permanently protected and cannot be written. |

Table 6.4 Status Register Protect

Notes:

- (1) When SRP1, SRP0 = (1, 0), a power-down, power-up, or Software Reset cycle will change SRP1, SRP0 to (0, 0) state.
- (2) The One-Time Program feature is available upon special order. Contact Zbit for details.
- (3) Busy, WEL, SUS1 and SUS2 (SR1[1:0], SR2[2] and SR2[7]) are volatile read only status bits that are never affected by the Write Status Registers command.
- (4) The non-volatile version of HRSW, DRV1, DRV0, HFM, WPS, DC, CMP, QE, SRP1, SRP0, SEC, TB, and BP2-BP0 (SR3[7:4,2,0], SR2[6,1,0] and SR1[6:2]) bits and the OTP LB3-LB1 bits are not writable when protected by the SRP bits and WP# as shown in the table. The non-volatile version of these Status Register bits is selected for writing when the Write Enable (06h) command precedes the Write Status Registers (01h/31h/11h) command.
- (5) The volatile version of HRSW, DRV1, DRV0, HFM, WPS, DC, CMP, QE, SRP1, SRP0, SEC, TB, and BP2-BP0 (SR3[7:4,2,0], SR2[6,1,0] and SR1[6:2]) bits are not writable when protected by the SRP bits and WP# as shown in the table. The volatile version of these Status Register bits is selected for writing when the Write Enable for volatile Status Register (50h) command precedes the Write Status Registers (01h/31h/11h) command. There is no volatile version of the LB3-LB1 bits and these bits are not affected by a volatile Write Status Registers command.

6.2.8 Erase / Program Suspend Status (SUS1, SUS2)

The Suspend Status bit is a read only bit in the status register (SR2[7] and SR2[2]) that is set to 1 after executing an Erase / Program Suspend (75h) command. The SUS status bits are cleared to 0 by Erase /



Program Resume (7Ah) command as well as a power-down, power-up cycle.

6.2.9 Security Register Lock Bits (LB3, LB2, LB1)

The Security Register Lock Bits (LB3, LB2, LB1) are non-volatile One Time Program (OTP) bits in Status Register (SR2[5:3]) that provide the write protect control and status to the Security Registers. The default state of LB[3:1] is 0, Security Registers 1 to 3 are unlocked. LB[3:1] can be set to 1 individually using the Write Status Registers command. LB[3:1] are One Time Programmable (OTP), once it's set to 1, the corresponding 1024-Byte Security Register will become read-only permanently.

6.2.10 Quad Enable (QE)

The Quad Enable (QE) bit is a non-volatile read / write bit in the Status Register (SR2[1]) that allows Quad SPI operation. When the QE bit is set to a 0 state (factory default), the WP# pin and HOLD# / RESET# are enabled. When the QE bit is set to a 1, the Quad IO2 and IO3 pins are enabled, and WP# and HOLD# / RESET# functions are disabled.

Note:

(1) If the WP# or HOLD# / RESET# pins are tied directly to the power supply during standard SPI or Dual SPI operation, the QE bit should never be set to a 1.

6.2.11 HOLD# or RESET# Pin Function (HRSW)

The HRSW bit is used to determine whether HOLD# or RESET# function should be implemented on the hardware pin for 8-pin packages. When HRSW=0, the pin acts as #HOLD; when HRSW=1, the pin acts as RESET#. However, HOLD# or RESET# functions are only available when QE=0. If QE is set to 1, the HOLD# and RESET# functions are disabled, the pin acts as a dedicated data I/O pin.

6.2.12 Output Driver Strength (DRV1, DRV0)

The DRV1 & DRV0 bits are used to determine the output driver strength for the Read operations.

| DRV1, DRV0 | Driver Strength |
|------------|-----------------|
| 0, 0 | 50% |
| 0, 1 | 25% |
| 1, 0 | 75% |
| 1, 1 | 100% |

6.2.13 High Frequency Mode Enable Bit (HFM)

The HFM bit is used to determine whether the device is in High Frequency Mode. When HFM bit sets to 1(default), it means the device is in High Frequency Mode, when HFM bit sets 0, it means the device is in Low Standby Mode.

6.2.14 Write Protect Selection (WPS)

The WPS bit is used to select which Write Protect scheme should be used. When WPS=0, the device will use the combination of CMP, SEC, TB, BP[2:0] bits to protect a specific area of the memory array. When WPS=1, the device will utilize the Individual Block Locks to protect any individual sector or blocks. The default value for all Individual Block Lock bits is 1 upon device power on or after reset.

6.2.15 Dummy Configuration (DC)

The Dummy Configuration (DC) bit is non-volatile, which selects the number of dummy cycles between the end of address and the start of read data output. Dummy cycles provide additional latency that is needed to complete the initial read access of the flash array before data can be returned to the host system. Some read commands require additional dummy cycles as the SCLK frequency increases.

The following dummy cycle tables provide different dummy cycle settings that are configured.



| Command | DC bit | Numbers of Dummy Cycles | Frequency (MHz) |
|---------|-------------|----------------------------|-----------------|
| BBh | 0 (default) | 4 | 104 |
| DBII | 1 | 8 | 133 |
| EBh | 0 (default) | 6 | 104 |
| EDII | 1 | 10 | 133 |

6.3 Write Protection

Applications that use non-volatile memory must take into consideration the possibility of noise and other adverse system conditions that may compromise data integrity. To address this concern the ZB25LQ32B_DTR provides the following data protection mechanisms:

6.3.1 Write Protect Features

- ◆ Device resets when VCC is below threshold
- ◆ Time delay write disable after Power-Up
- Write enable / disable commands and automatic write disable after erase or program
- ◆ Command length protection
 - All commands that Write, Program or Erase must complete on a Byte boundary (CS# driven high after a full 8 bits have been clocked) otherwise the command will be ignored.
- ◆ Software and Hardware write protection using Status Register control
 - WP# input protection
 - Lock Down write protection until next power-up or Software Reset
 - One-Time Program (OTP) write protection
- ◆ Write Protection using the Deep Power-Down command

Upon power-up or at power-down, the ZB25LQ32B_DTR will maintain a reset condition while VCC is below the threshold value of VWI, (see Figure 8.1). While reset, all operations are disabled and no commands are recognized. During power-up and after the VCC voltage exceeds VCC(min), all commands are further disabled for a time delay of t_{VSL} . Note that the chip select pin (CS#) must track the VCC supply level at power-up until the VCC-min level and t_{VSL} time delay is reached. If needed a pull-up resistor on CS# can be used to accomplish this.

After power-up the device is automatically placed in a write-disabled state with the Status Register Write Enable Latch (WEL) set to a 0. A Write Enable command must be issued before a Page Program, Sector Erase, Block Erase, Chip Erase or Write Status Registers command will be accepted. After completing a program, erase or write command the Write Enable Latch (WEL) is automatically cleared to a write-disabled state of 0.

Software controlled main flash array write protection is facilitated using the Write Status Registers command to write the Status Register (SR1,SR2) and Block Protect (SEC, TB, BP2, BP1 and BP0) bits.

The BP method allows a portion as small as 4-KB sector or the entire memory array to be configured as read only. Used in conjunction with the Write Protect (WP#) pin, changes to the Status Register can be enabled or disabled under hardware control. See the Table 6.4 for further information.

Additionally, the Deep Power-Down (DPD) command offers an alternative means of data protection as all commands are ignored during the DPD state, except for the Release from Deep-Power-Down (RES ABh) command. Thus, preventing any program or erase during the DPD state.



6.3.2 Block Protection Maps

Table 6.5 ZB25LQ32B_DTR Block Protection (WPS = 0,CMP = 0)

| | Stat | us Regist | er ⁽¹⁾ | | ZB25LQ32B | 32B_DTR(32 Mbit) Block Protection (CMP=0) (2) | | | |
|-----|------|-----------|-------------------|-----|--------------------|---|----------------------|----------------------|--|
| SEC | ТВ | BP2 | BP1 | BP0 | Protected Block(s) | Protected Addresses | Protected Density | Protected Portion | |
| Х | Х | 0 | 0 | 0 | None | None | None | None | |
| 0 | 0 | 0 | 0 | 1 | 63 | 3F0000h – 3FFFFFh | 64 KB | Upper 1/64 | |
| 0 | 0 | 0 | 1 | 0 | 62 and 63 | 3E0000h – 3FFFFFh | 128 KB | Upper 1/32 | |
| 0 | 0 | 0 | 1 | 1 | 60 thru 63 | 3C0000h - 3FFFFFh | 256 KB | Upper 1/16 | |
| 0 | 0 | 1 | 0 | 0 | 56 thru 63 | 380000h – 3FFFFFh | 512 KB | Upper 1/8 | |
| 0 | 0 | 1 | 0 | 1 | 48 thru 63 | 300000h - 3FFFFFh | 1 MB | Upper 1/4 | |
| 0 | 0 | 1 | 1 | 0 | 32 thru 63 | 200000h - 3FFFFFh | 2MB | Upper 1/2 | |
| 0 | 1 | 0 | 0 | 1 | 0 | 000000h - 00FFFFh | 64 KB | Lower 1/64 | |
| 0 | 1 | 0 | 1 | 0 | 0 and 1 | 000000h - 01FFFFh | 128 KB | Lower 1/32 | |
| 0 | 1 | 0 | 1 | 1 | 0 thru 3 | 000000h – 03FFFFh | 256 KB | Lower 1/16 | |
| 0 | 1 | 1 | 0 | 0 | 0 thru 7 | 000000h – 07FFFFh | 512 KB | Lower 1/8 | |
| 0 | 1 | 1 | 0 | 1 | 0 thru 15 | 000000h - 0FFFFh | 1 MB | Lower 1/4 | |
| 0 | 1 | 1 | 1 | 0 | 0 thru 31 | 000000h – 1FFFFFh | 2 MB | Lower 1/2 | |
| Х | Х | 1 | 1 | 1 | 0 thru 63 | 000000h – 3FFFFFh | 4 MB | All | |
| 1 | 0 | 0 | 0 | 1 | 63 | 3FF000h – 3FFFFFh | 4 KB | Upper 1/1024 | |
| 1 | 0 | 0 | 1 | 0 | 63 | 3FE000h - 3FFFFFh | 8 KB | Upper 1/512 | |
| 1 | 0 | 0 | 1 | 1 | 63 | 3FC000h - 3FFFFFh | 16 KB | Upper 1/256 | |
| 1 | 0 | 1 | 0 | Χ | 63 | 3F8000h - 3FFFFFh | 32 KB | Upper 1/128 | |
| 1 | 0 | 1 | 1 | 0 | 63 | 3F8000h - 3FFFFFh | 32 KB | Upper 1/128 | |
| 1 | 1 | 0 | 0 | 1 | 0 | 000000h – 000FFFh | 4 KB | Lower 1/1024 | |
| 1 | 1 | 0 | 1 | 0 | 0 | 000000h - 001FFFh | 8 KB | Lower 1/512 | |
| 1 | 1 | 0 | 1 | 1 | 0 | 000000h - 003FFFh | 16 KB | Lower 1/256 | |
| 1 | 1 | 1 | 0 | Χ | 0 | 000000h - 007FFFh | 32 KB | Lower 1/128 | |
| 1 | 1 | 1 | 1 | 0 | 0 | 000000h – 007FFFh | 32 KB | Lower 1/128 | |

Notes:

- (1) X = don't care.
- (2) If any Erase or Program command specifies a memory region that contains protected data portion, this command will be ignored.



Table 6.6 ZB25LQ32B_DTR Block Protection (WPS = 0,CMP = 1)

| Status Register (1) | | | | | ZB25LQ32B | ZB25LQ32B_DTR(32 Mbit) Block Protection (CMP=1) (2) | | | | |
|---------------------|----|-----|-----|-----|--------------------|---|----------------------|----------------------|--|--|
| SEC | ТВ | BP2 | BP1 | BP0 | Protected Block(s) | Protected Addresses | Protected Density | Protected Portion | | |
| Х | Х | 0 | 0 | 0 | 0 thru 63 | 000000h – 3FFFFh | 4 MB | All | | |
| 0 | 0 | 0 | 0 | 1 | 0 thru 62 | 000000h - 3EFFFFh | 4032 KB | Lower 63/64 | | |
| 0 | 0 | 0 | 1 | 0 | 0 thru 61 | 000000h - 3DFFFFh | 3986 KB | Lower 31/32 | | |
| 0 | 0 | 0 | 1 | 1 | 0 thru 59 | 000000h - 3BFFFFh | 3840 KB | Lower 15/16 | | |
| 0 | 0 | 1 | 0 | 0 | 0 thru 55 | 000000h – 37FFFFh | 3584 KB | Lower 7/8 | | |
| 0 | 0 | 1 | 0 | 1 | 0 thru 47 | 000000h – 2FFFFh | 3 MB | Lower 3/4 | | |
| 0 | 0 | 1 | 1 | 0 | 0 thru 31 | 000000h – 1FFFFFh | 2 MB | Lower 1/2 | | |
| 0 | 1 | 0 | 0 | 1 | 1 thru 63 | 010000h – 3FFFFFh | 4032 KB | Upper 63/64 | | |
| 0 | 1 | 0 | 1 | 0 | 2 thru 63 | 020000h - 3FFFFFh | 3986 KB | Upper 31/32 | | |
| 0 | 1 | 0 | 1 | 1 | 4 thru 63 | 040000h - 3FFFFFh | 3840 KB | Upper 15/16 | | |
| 0 | 1 | 1 | 0 | 0 | 8 thru 63 | 080000h – 3FFFFFh | 3584 KB | Upper 7/8 | | |
| 0 | 1 | 1 | 0 | 1 | 16 thru 63 | 100000h – 3FFFFh | 3 MB | Upper 3/4 | | |
| 0 | 1 | 1 | 1 | 0 | 32 thru 63 | 200000h – 3FFFFFh | 2 MB | Upper 1/2 | | |
| Х | Х | 1 | 1 | 1 | None | None | None | None | | |
| 1 | 0 | 0 | 0 | 1 | 0 thru 63 | 000000h – 3FEFFFh | 4092 KB | Lower 1023/1024 | | |
| 1 | 0 | 0 | 1 | 0 | 0 thru 63 | 000000h – 3FDFFFh | 4088 KB | Lower 511/512 | | |
| 1 | 0 | 0 | 1 | 1 | 0 thru 63 | 000000h – 3FBFFFh | 4080 KB | Lower 255/256 | | |
| 1 | 0 | 1 | 0 | Х | 0 thru 63 | 000000h – 3F7FFFh | 4064 KB | Lower 127/128 | | |
| 1 | 0 | 1 | 1 | 0 | 0 thru 63 | 000000h – 3F7FFFh | 4064 KB | Lower 127/128 | | |
| 1 | 1 | 0 | 0 | 1 | 0 thru 63 | 001000h – 3FFFFFh | 4092 KB | Upper 1023/1024 | | |
| 1 | 1 | 0 | 1 | 0 | 0 thru 63 | 002000h – 3FFFFFh | 4088 KB | Upper 511/512 | | |
| 1 | 1 | 0 | 1 | 1 | 0 thru 63 | 004000h – 3FFFFFh | 4080 KB | Upper 255/256 | | |
| 1 | 1 | 1 | 0 | X | 0 thru 63 | 008000h – 3FFFFFh | 4064 KB | Upper 127/128 | | |
| 1 | 1 | 1 | 1 | 0 | 0 thru 63 | 008000h – 3FFFFFh | 4064 KB | Upper 127/128 | | |

Notes:

- (1) X = don't care.
- (2) If any Erase or Program command specifies a memory region that contains protected data portion, this command will be ignored.



6.3.3 Individual Block Memory Protection (WPS=1)




Figure 6.2 Individual Block/Sector Locks

Notes:

- (1) Individual Block/Sector protection is only valid when WPS=1.
- (2) All individual block/sector lock bits are set to 1 by default after power up, all memory array is protected.

6.4 Page Program

To program one data Byte, two instructions are required: Write Enable (WREN), which is one Byte, and a Page Program (PP) sequence, which consists of four Bytes plus data. This is followed by the internal Program cycle (of duration tpp). To spread this overhead, the Page Program (PP) instruction allows up to 256 Bytes to be programmed at a time (changing bits from 1 to 0), provided that they lie in consecutive addresses on the same page of memory.

6.5 Sector Erase, Block Erase and Chip Erase

The Page Program (PP) instruction allows bits to be reset from 1 to 0. Before this can be applied, the Bytes of memory need to be erased to all 1s (FFh). This can be achieved a sector at a time, using the Sector Erase (SE) instruction, a block at a time using the Block Erase (BE) instruction or throughout the entire memory, using the Chip Erase (CE) instruction. This starts an internal Erase cycle (of duration t_{SE} t_{BE} or t_{CE}). The Erase instruction must be preceded by a Write Enable (WREN) instruction.

6.6 Polling during a Write, Program or Erase Cycle

A further improvement in the time to Write Status Register (WRSR), Program (PP) or Erase (SE, BE or CE) can be achieved by not waiting for the worst case delay (t_W, t_{PP}, t_{SE}, t_{BE} or t_{CE}). The Write In Progress (BUSY) bit is provided in the Status Register so that the application program can monitor its value, polling it to establish when the previous Write cycle, Program cycle or Erase cycle is complete.



6.7 Active Power, Stand-by Power and Deep Power-Down Modes

When Chip Select (CS#) is Low, the device is enabled, and in the Active Power mode. When Chip Select (CS#) is High, the device is disabled, but could remain in the Active Power mode until all internal cycles have completed (Program, Erase, Write Status Register). The device then goes into the Standby Power mode. The device consumption drops to ICC1.

The Deep Power-down mode is entered when the specific instruction (the Enter Deep Power-down Mode (DP) instruction) is executed. The device consumption drops further to ICC2. The device remains in this mode until another specific instruction (the Release from Deep Power-down Mode and Read Device ID (RDI) instruction) is executed.

All other instructions are ignored while the device is in the Deep Power-down mode. This can be used as an extra software protection mechanism, when the device is not in active use, to protect the device from inadvertent Program or Erase instructions.



7 INSTRUCTIONS

The instruction set of the ZB25LQ32B_DTR consists of 46 basic instructions that are fully controlled through the SPI bus. Instructions are initiated with the falling edge of Chip Select (CS#). The first Byte of data clocked into the DI input provides the instruction code. Data on the DI input is sampled on the rising edge of clock with most significant bit (MSB) first.

The QPI instruction set of the ZB25LQ32B_DTR consists of 35 basic instructions that are fully controlled through the SPI bus (see Instruction Set Table 7.5). Instructions are initiated with the falling edge of Chip Select (CS#). The first Byte of data clocked through IO[3:0] pins provides the instruction code. Data on all four IO pins are sampled on the rising edge of clock with most significant bit (MSB) first. All QPI instructions, addresses, data and dummy Bytes are using all four IO pins to transfer every Byte of data with every two serial clocks (CLK).

Instructions vary in length from a single Byte to several Bytes and may be followed by address Bytes, data Bytes, dummy Bytes (don't care), and in some cases, a combination. Instructions are completed with the rising edge of edge CS#. Clock relative timing diagrams for each instruction are included in figures 7.1 through 7.46. All read instructions can be completed after any clocked bit. However, all instructions that Write, Program or Erase must complete on a Byte boundary (CS# driven high after a full 8-bits have been clocked) otherwise the instruction will be ignored. This feature further protects the device from inadvertent writes. Additionally, while the memory is being programmed or erased, or when the Status Register is being written, all instructions except for Read Status Register and Erase/Program Suspend will be ignored until the program or erase cycle completes.



Table 7.1 Command Set (Configuration, Status, Erase, Program Instructions (1), SPI Mode)

| Command Name | BYTE 1 (Instruction) | BYTE 2 | BYTE 3 | BYTE 4 | BYTE 5 | BYTE 6 |
|---|-------------------------|-------------------------|----------|----------|-----------------------|--------|
| Read Status Register-1 | 05h | SR1[7:0] ⁽²⁾ | | | | |
| Read Status Register-2 | 35h | SR2[7:0] ⁽²⁾ | | | | |
| Read Status Register-3 | 15h | SR3[7:0] ⁽²⁾ | | | | |
| Write Enable | 06h | | | | | |
| Write Enable for Volatile Status Register | 50h | | | | | |
| Write Disable | 04h | | | | | |
| Write Status Registers-1 | 01h | SR1[7:0] ⁽⁵⁾ | SR2[7:0] | SR3[7:0] | | |
| Write Status Registers-2 | 31h | SR2[7:0] | | | | |
| Write Status Registers-3 | 11h | SR3[7:0] | | | | |
| Global Block Lock | 7Eh | | | | | |
| Global Block Unlock | 98h | | | | | |
| Read Block Lock | 3Dh | A23—A16 | A15—A8 | A7—A0 | L7—L0 | |
| Individual Block Lock | 36h | A23—A16 | A15—A8 | A7—A0 | | |
| Individual Block Unlock | 39h | A23—A16 | A15—A8 | A7—A0 | | |
| Set Burst with Wrap | 77h | xxh | xxh | xxh | W[7:0] ⁽³⁾ | |
| Page Program | 02h | A23—A16 | A15—A8 | A7—A0 | D7—D0 | |
| Quad Page Program | 32h | A23—A16 | A15—A8 | A7—A0 | D7—D0 ⁽⁴⁾ | |
| Sector Erase (4 KB) | 20h | A23—A16 | A15—A8 | A7—A0 | | |
| Block Erase (32 KB) | 52h | A23—A16 | A15—A8 | A7—A0 | | |
| Block Erase (64 KB) | D8h | A23—A16 | A15—A8 | A7—A0 | | |
| Chip Erase | C7h/60h | | | | | |
| Erase/Program Suspend | 75h | | | | | |
| Erase/Program Resume | 7Ah | | | | | |
| Enter QPI Mode | 38h | | | | | |
| Enable Reset | 66h | | | | | |
| Reset Device | 99h | | | | | |

Notes:

- (1) Data Bytes are shifted with Most Significant Bit first. Byte fields with data in parenthesis "()" indicate data being read from the device on the DO pin.
- (2) Status Register contents will repeat continuously until CS# terminates the command.
- (3) Set Burst with Wrap Input format.

$$100 = x, x, x, x, x, x, W4, x$$

$$IO1 = x, x, x, x, x, x, W5, x$$

$$102 = x, x, x, x, x, x, W6 x$$

$$103 = x, x, x, x, x, x, x, x, x$$

(4) Quad Page Program Input Data:

$$IO0 = (D4, D0,...)$$

$$IO1 = (D5,D1,...)$$

$$IO2 = (D6, D2,...)$$

(5) The 01h command could continuously write up to three Bytes to registers SR1, SR2, SR3.



Table 7.2 Command Set (Read Instructions, SPI Mode)

| | iubi | C 7.2 Odiffillaria O | ct (itcaa iiistiaotic | rio, oi i ivioac | / | |
|--------------------------|----------------------|-----------------------------|----------------------------|-------------------------|----------|-------------------------|
| Command Name | BYTE 1 (Instruction) | BYTE 2 | BYTE 3 | BYTE 4 | BYTE 5 | BYTE 6 |
| Read Data | 03h | A23—A16 | A15—A8 | A7—A0 | (D7—D0,) | |
| Fast Read | 0Bh | A23—A16 | A15—A8 | A7—A0 | dummy | (D7—D0,) |
| Fast Read Dual Output | 3Bh | A23—A16 | A15—A8 | A7—A0 | dummy | (D7—D0,) ⁽¹⁾ |
| Fast Read Quad Output | 6Bh | A23—A16 | A15—A8 | A7—A0 | dummy | (D7—D0,) ⁽³⁾ |
| Fast Read Dual I/O | BBh | A23—A8 ⁽²⁾ | A7—A0,M7—M0 ⁽²⁾ | (D7—D0,) ⁽¹⁾ | | |
| Fast Read Quad I/O | EBh | A23—A0,M7—M0 ⁽⁴⁾ | (x,x,x,x,D7—D0,) | (D7—D0,) ⁽³⁾ | | |

Notes:

(1) Dual Output data

IO0 = (D6, D4, D2, D0)

IO1 = (D7, D5, D3, D1)

(2) Dual Input Address

 $\mathsf{IO0} = \mathsf{A22},\, \mathsf{A20},\, \mathsf{A18},\, \mathsf{A16},\, \mathsf{A14},\, \mathsf{A12},\, \mathsf{A10},\, \mathsf{A8},\, \mathsf{A6},\, \mathsf{A4},\, \mathsf{A2},\, \mathsf{A0},\, \mathsf{M6},\, \mathsf{M4},\, \mathsf{M2},\, \mathsf{M0}$

IO1 = A23, A21, A19, A17, A15, A13, A11, A9, A7, A5, A3, A1, M7, M5, M3, M1

(3) Quad Output Data

IO0 = (D4, D0,)

IO1 = (D5, D1,)

IO2 = (D6, D2,)

IO3 = (D7, D3,)

(4) Quad Input Address

IO0 = A20, A16, A12, A8, A4, A0, M4, M0

IO1 = A21, A17, A13, A9, A5, A1, M5, M1

IO2 = A22, A18, A14, A10, A6, A2, M6, M2

IO3 = A23, A19, A15, A11, A7, A3, M7, M3



Table 7.3 Command Set (Read ID (1), OTP Instructions, SPI Mode)

| Command Name | BYTE 1 (Instruction) | BYTE 2 | BYTE 3 | BYTE 4 | BYTE 5 | BYTE 6 |
|---|-------------------------|---------------|------------------------|-------------------|--------------------------|-------------|
| Deep Power-down | B9h | | | | | |
| Release Power down / Device ID | ABh | dummy | dummy | dummy | Device ID ⁽¹⁾ | |
| Manufacturer/ Device ID ⁽²⁾ | 90h | dummy | dummy | 00h | Manufacturer | Device ID |
| Manufacturer/ Device ID by Dual I/O | 92h | A23—A8 | A7—A0,M[7:0] | (MF[7:0],ID[7:0]) | | |
| Manufacturer/ Device ID by Quad I/O | 94h | A23—A0,M[7:0] | XXXX,(MF[7:0],ID[7:0]) | (MF[7:0],ID[7:0]) | | |
| JEDEC ID | 9Fh | Manufacturer | Memory Type | Capacity | | |
| Read SFDP Register | 5Ah | 00h | 00h | A7—A0 | dummy | (D7—D0,) |
| Read Security Registers ⁽³⁾ | 48h | A23—A16 | A15—A8 | A7—A0 | dummy | (D7—D0,) |
| Erase Security Registers ⁽³⁾ | 44h | A23—A16 | A15—A8 | A7—A0 | | • |
| Program Security Registers ⁽³⁾ | 42h | A23—A16 | A15—A8 | A7—A0 | D7—D0, | |
| Read Unique ID | 4Bh | dummy | dummy | dummy | dummy | (ID127-ID0) |

Notes:

- (1) The Device ID will repeat continuously until CS# terminates the command.
- (2) Legacy Device Identification Commands on page 58 for Device ID information. The 90h instruction is followed by an address. Address = 0 selects Manufacturer ID as the first returned data as shown in the table. Address = 1 selects Device ID as the first returned data followed by Manufacturer ID.
- (3) Security Register Address:

Security Register 1: A23-16 = 00h; A15-10 = 000100b; A9-0 = Byte address

Security Register 2: A23-16 = 00h; A15-10 = 001000b; A9-0 = Byte address

Security Register 3: A23-16 = 00h; A15-10 = 001100b; A9-0 = Byte address

Table 7.4⁽¹⁾ Manufacturer and Device Identification(SPI and QPI Mode)

| OP Code | Data1 | Data2 | Data3 |
|--------------|----------------------|------------------|----------------|
| ABh | Device ID = 15h | - | - |
| 90h/92h/94h | Manufacturer ID = 5E | Device ID = 15h | - |
| 9Fh/AFh(QPI) | Manufacturer ID = 5E | Memory Type =70h | Capacity = 16h |

Notes:

(1) Please contact sales for more information



Table 7.5 Command Set (QPI Instructions, QPI Mode)

| Command Name | BYTE 1 (Instruction) | BYTE 2 | BYTE 3 | BYTE 4 | BYTE 5 | BYTE 6 |
|--|-------------------------|--------------------------|------------|-----------|--------------------------|----------------------|
| Clock Number | (0, 1) | (2, 3) | (4, 5) | (6, 7) | (8, 9) | (10, 11) |
| Write Enable | 06h | | | | | |
| Write Enable for Volatile Status Register | 50h | | | | | |
| Write Disable | 04h | | | | | |
| Read Status Register-1 | 05h | (S7-S0) ⁽¹⁾ | | | | |
| Write Status Register-1 | 01h | (S7-S0) ⁽⁶⁾ | (S15-S8) | (S23-S16) | | |
| Read Status Register-2 | 35h | (S15-S8) ⁽¹⁾ | | | | |
| Write Status Register-2 | 31h | (S15-S8) | | | | |
| Read Status Register-3 | 15h | (S23-S16) ⁽¹⁾ | | | | |
| Write Status Register-3 | 11h | (S23-S16) | | | | |
| Global Block Lock | 7Eh | | | | | |
| Global Block Unlock | 98h | | | | | |
| Read Block Lock | 3Dh | A23—A16 | A15—A8 | A7—A0 | L7—L0 | |
| Individual Block Lock | 36h | A23—A16 | A15—A8 | A7—A0 | | |
| Individual Block Unlock | 39h | A23—A16 | A15—A8 | A7—A0 | | |
| Chip Erase | C7h/60h | | | | | |
| Erase / Program Suspend | 75h | | | | | |
| Erase / Program Resume | 7Ah | | | | | |
| Deep Power-down | B9h | | | | | |
| Set Read Parameters | C0h | P7-P0 | | | | |
| Release Power down / ID | ABh | Dummy | Dummy | Dummy | (ID7-ID0) ⁽¹⁾ | |
| Manufacturer/Device ID | 90h | Dummy | Dummy | 00h | (MF7-MF0) | (ID7-ID0) |
| JEDEC ID | 9Fh/AFh | (MF7-MF0) | (ID15-ID8) | (ID7-ID0) | | |
| Exit QPI Mode | FFh | | | | | |
| Enable Reset | 66h | | | | | |
| Reset Device | 99h | | | | | |
| Page Program | 02h | A23-A16 | A15-A8 | A7-A0 | D7-D0 ⁽³⁾ | D7-D0 ⁽²⁾ |
| Sector Erase (4KB) | 20h | A23-A16 | A15-A8 | A7-A0 | | |
| Block Erase (32KB) | 52h | A23-A16 | A15-A8 | A7-A0 | | |
| Block Erase (64KB) | D8h | A23-A16 | A15-A8 | A7-A0 | | |
| Fast Read | 0Bh | A23-A16 | A15-A8 | A7-A0 | Dummy ⁽⁴⁾ | D7-D0 |
| Burst Read with Wrap ⁽⁵⁾ | 0Ch | A23-A16 | A15-A8 | A7-A0 | Dummy ⁽⁴⁾ | D7-D0 |
| Fast Read Quad I/O | EBh | A23-A16 | A15-A8 | A7-A0 | M7-M0 ⁽⁴⁾ | D7-D0 |

Notes:

- The Status Register contents and Device ID will repeat continuously until CS# terminates the instruction.
- At least one Byte of data input is required for Page Program, Quad Page Program and Program Security Registers, up to 1024 Bytes of data input. If more than 1024 Bytes of data are sent to the device, the addressing will wrap to the beginning of the page and overwrite previously sent data.
- Quad SPI data input/output format:
 - IO0 = (D4, D0,)
 - IO1 = (D5, D1,) IO2 = (D6, D2,)
 - IO3 = (D7, D3,)
- The number of dummy clocks for QPI Fast Read, QPI Fast Read Quad I/O & QPI Burst Read with Wrap is controlled by read parameter P7 P4.

 The wrap around length for QPI Burst Read with Wrap is controlled by read parameter P3 P0.
- Write Status Register-1 (01h) can also be used to program Status Register-1&2&3, see section 7.1.5.



| | Table 7.6 Command Set (DTR Instructions, SPI Mode) | | | | | | |
|---------------------------|--|----------|-----------|-----------|------------------|------------------|----------|
| Command Name | BYTE 1 (Instruction) | BYTE 2 | BYTE 3 | BYTE 4 | BYTE 5 | BYTE 6 | BYTE 7 |
| Clock Number | (0 - 7) | (8 - 11) | (12 - 15) | (16 - 19) | (20 - 25) | (26 - 29) | |
| DTR Fast Read | 0Dh | A23—A16 | A15—A8 | A7—A0 | 6 - CLK dummy | (D7—D0,) | |
| Clock Number | (0 - 7) | (8, 9) | (10, 11) | (12, 13) | (14, 15) | (16 - 19) | (20, 21) |
| DTR Fast Read Dual I/O | BDh | A23—A16 | A15—A8 | A7—A0 | M7—M0 | 4 - CLK dummy | (D7—D0,) |
| Clock Number | (0 - 7) | (8) | (9) | (10) | (11) | (12 - 18) | (19) |
| DTR Fast Read Quad I/O | EDH | A23—A16 | A15—A8 | A7—A0 | M7—M0 | 7 - CLK dummy | (D7—D0,) |
| | | | | . | 00:14 : \ | | |

| Table 7.7 Command Set | (DTR Instructions, QPI Mode) |
|-----------------------|------------------------------|
| | |

| Command Name | BYTE 1 (Instruction) | BYTE 2 | BYTE 3 | BYTE 4 | BYTE 5 | BYTE 6 | BYTE 7 |
|---------------------------|----------------------|---------|--------|--------|------------------|------------------|----------|
| Clock Number | (0, 1) | (2) | (3) | (4) | (5 - 12) | (13) | |
| DTR Burst Read with Wrap | 0Eh | A23—A16 | A15—A8 | A7—A0 | 8 - CLK dummy | (D7—D0,) | |
| DTR Fast Read | 0Dh | A23—A16 | A15—A8 | A7—A0 | 8 - CLK dummy | (D7—D0,) | |
| Clock Number | (0, 1) | (2) | (3) | (4) | (5) | (6 - 12) | (13) |
| DTR Fast Read Quad I/O | EDH | A23—A16 | A15—A8 | A7—A0 | M7—M0 | 7 - CLK dummy | (D7—D0,) |

7.1 Configuration and Status Commands

7.1.1 Read Status Register (05h/35h/15h)

The Read Status Register commands allow the 8-bit Status Registers to be read. The command is entered by driving CS# low and shifting the instruction code "05h" for Status Register-1, "35h" for Status Register-2, "15h" for Status Register-3 into the DI pin on the rising edge of CLK. The Status Register bits are then shifted out on the DO pin at the falling edge of CLK with most significant bit (MSB) first as shown in Figure 7.1. The Status Register bits are shown in Section 6.2, Status Registers.

The Read Status Register-1 (05h) command may be used at any time, even during a Program, Erase, or Write Status Registers cycle. This allows the BUSY status bit to be checked to determine when the operation is complete and if the device can accept another command.




Figure 7.1a Read Status Register Instruction(SPI Mode)






Figure 7.1b Read Status Register Instruction(QPI Mode)

7.1.2 Write Enable (06h)

The Write Enable instruction (Figure 7.2) sets the Write Enable Latch (WEL) bit in the Status Register to a 1. The WEL bit must be set prior to every Page Program, Sector Erase, Block Erase, Chip Erase and Write Status Register instruction. The Write Enable instruction is entered by driving CS# low, shifting the instruction code "06h" into the Data Input (DI) pin on the rising edge of CLK, and then driving CS# high.




Figure 7.2 Write Enable Instruction (SPI or QPI Mode)

7.1.3 Write Enable for Volatile Status Register (50h)

The non-volatile Status Register bits described in section 6.2 can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. To write the volatile values into the Status Register bits, the Write Enable for Volatile Status Register (50h) instruction must be issued prior to a Write Status Register (01h / 11h) instruction. Write Enable for Volatile Status Register instruction (Figure 7.3) will not set the Write Enable Latch (WEL) bit, it is only valid for the Write Status Register instruction to change the volatile Status Register bit values.






Figure 7.3 Write Enable for Volatile Status Register Instruction (SPI or QPI Mode)

7.1.4 Write Disable (04h)

The Write Disable instruction (Figure 7.4) resets the Write Enable Latch (WEL) bit in the Status Register to a 0. The Write Disable instruction is entered by driving CS# low, shifting the instruction code "04h" into the DI pin and then driving CS# high. Note that the WEL bit is automatically reset after Power-up and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase and Chip Erase instructions.




Figure 7.4 Write Disable Instruction(SPI or QPI Mode)

7.1.5 Write Status Register (01h/31h/11h)

The Write Status Registers command allows the Status Registers to be written. Only non-volatile Status Register bits SRP0, SEC, TB, BP2, BP1, BP0 (SR1[7:2]) CMP, LB3, LB2, LB1, QE, SRP1 (SR2[6:3,1,0]), and HRSW, DRV[1:0], HFM, WPS, DC (SR3[7:4,2,0]) can be written. All other Status Register bit locations are read-only and will not be affected by the Write Status Registers command. LB[3:1] are non-volatile OTP bits; once each is set to 1, it cannot be cleared to 0. The Status Register bits are shown in Section 6.2, Status Registers. Any reserved bits should only be written to their default value.

To write non-volatile Status Register bits, a standard Write Enable (06h) command must previously have been executed for the device to accept the Write Status Registers Command (Status Register bit WEL must equal 1). Once write enabled, the command is entered by driving CS# low, sending the instruction code "01h", and then writing the Status Register data Bytes as illustrated in Figure 7.5.

To write volatile Status Register bits, a Write Enable for Volatile Status Register (50h) command must have been executed prior to the Write Status Registers command (Status Register bit WEL remains 0). However, LB3, LB2, LB1 and SRP1 cannot be changed because of the OTP protection for these bits. Upon power-off, the volatile Status Register bit values will be lost, and the non-volatile Status Register bit values will be restored when power on again.

CS# must be driven high after the 8th, 16th or 24th bit of the data Byte has been latched in. If not, the



Write Status Register(01h) command is not executed.

The Write Status Register instruction allows the Status Register to be written. A Write Enable instruction must previously have been executed for the device to accept the Write Status Register Instruction (Status Register bit WEL must equal to 1). Once write enabled, the instruction is entered by driving CS# low, sending the instruction code "01h", and then writing the status register data Byte as illustrated in Figure 7.5.

During non-volatile Status Register write operation (06h combined with 01h/31h/11h), after CS# is driven high, the self-timed Write Status Register cycle will commence for a time duration of t_W (See AC Characteristics). While the Write Status Register cycle is in progress, the Read Status Register instruction may still be accessed to check the status of the BUSY bit. The BUSY bit is a 1 during the Write Status Register cycle and a 0 when the cycle is finished and ready to accept other instructions again. After the Write Status Register cycle has finished, the Write Enable Latch (WEL) bit in the Status Register will be cleared to 0

During volatile Status Register write operation (50h combined with 01h/31h/11h), after CS# is driven high, the Status Register bits will be refreshed to the new values. BUSY bit will remain 0 during the Status Register bit refresh period.

If CS# is driven high after the eighth clock, the Write Status Register-1 (01h) instruction will only program the Status Register-1, the Status Register-2 will not be affected.

Note:

(1) In QPI mode, QE bits will not be cleared to 0.




Figure 7.5 Write Status Register Instruction(SPI Mode)




Figure 7.5b Write Status Register Instruction(QPI Mode)

7.2 Program and Erase Commands



7.2.1 Page Program (PP) (02h)

The Page Program instruction allows up to 256 Bytes of data to be programmed at previously erased to all 1s (FFh) memory locations. A Write Enable instruction must be executed before the device will accept the Page Program Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the CS# pin low then shifting the instruction code "02h" followed by a 24-bit address (A23-A0) and at least one data Byte, into the DI pin. The CS# pin must be held low for the entire length of the instruction while data is being sent to the device. The Page Program instruction sequence is shown in Figure 7.6.

If an entire 256 Byte page is to be programmed, the last address Byte (the 8 least significant address bits) should be set to 0. If the last address Byte is not zero, and the number of clocks exceeds the remaining page length, the addressing will wrap to the beginning of the page. In some cases, less than 256 Bytes (a partial page) can be programmed without having any effect on other Bytes within the same page. One condition to perform a partial page program is that the number of clocks cannot exceed the remaining page length. If more than 256 Bytes are sent to the device the addressing will wrap to the beginning of the page and overwrite previously sent data.

As with the write and erase instructions, the CS# pin must be driven high after the eighth bit of the last Byte has been latched. If this is not done the Page Program instruction will not be executed. After CS# is driven high, the self-timed Page Program instruction will commence for a time duration of tpp (See AC Characteristics). While the Page Program cycle is in progress, the Read Status Register instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Page Program cycle and becomes a 0 when the cycle is finished and the device is ready to accept other instructions again. After the Page Program cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Page Program instruction will not be executed if the addressed page is protected by the Block Protect (TB, SEC, BP2, BP1, and BP0) bits (see Status Register Memory Protection table).




Figure 7.6a Page Program Instruction (SPI Mode)




Figure 7.6b Page Program Instruction(QPI Mode)

7.2.2 Quad Input Page Program (32h)

The Quad Input Page Program instruction allows up to 256 Byte of data to be programmed at previously erased (FFh) memory locations using four pins: IO0, IO1, IO2 and IO3. The Quad Input Page Program can improved performance for PROM Programmer and applications that have slow clock speeds<5MHz. Systems with faster clock speed will not realize much benefit for the Quad Input Page Program instruction since the inherent page program time is much greater than the time it take to clock-in the data.



To use Quad Input Page Program the Quad Enable in Status Register-2 must be set (QE=1). A Write Enable instruction must be executed before the device will accept the Quad Input Page Program instruction (Status Register-1, WEL=1). The instruction is initiated by driving the CS# pin low then shifting the instruction code "32h" followed by a 24-bit address (A23-0) and at least one data Byte, into the IO pins. The CS# pin must be held low for entire length of the instruction while data is being sent to the device. All other functions of Quad Input Page Program are identical to standard Page Program. The Quad Input Page Program instructions sequence is shown in Figure 7.7.




Figure 7.7 Quad Input Page Program Instruction

7.2.3 Sector Erase (SE) (20h)

The Sector Erase instruction sets all memory within a specified sector (4K-Bytes) to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Sector Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the CS# pin low and shifting the instruction code "20h" followed a 24-bit sector address (A23-A0). The Sector Erase instruction sequence is shown in Figure 7.8.

The CS# pin must be driven high after the eighth bit of the last Byte has been latched. If this is not done the Sector Erase instruction will not be executed. After CS# is driven high, the self-timed Sector Erase instruction will commence for a time duration of tse (See AC Characteristics). While the Sector Erase cycle is in progress, the Read Status Register instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Sector Erase cycle and becomes a 0 when the cycle is finished and the device is ready to accept other instructions again. After the Sector Erase cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Sector Erase instruction will not be executed if the addressed page is protected by the Block Protect (TB, SEC, BP2, BP1, and BP0) bits (see Status Register Memory Protection table).




Figure 7.8a Sector Erase Instruction(SPI Mode)






Figure 7.8b Sector Erase Instruction(QPI Mode)

7.2.4 Block Erase (BE) (D8h) and Half Block Erase (52h)

The Block Erase instruction sets all memory within a specified block (64K-Bytes) or half block (32K-Bytes) to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Block Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the CS# pin low and shifting the instruction code "D8h" or "52h" followed a 24-bit block address (A23-A0). The Block Erase instruction sequence is shown in Figure 7.9.

The CS# pin must be driven high after the eighth bit of the last Byte has been latched. If this is not done the Block Erase instruction will not be executed. After CS# is driven high, the self-timed Block Erase instruction will commence for a time duration of t_{BE} (See AC Characteristics). While the Block Erase cycle is in progress, the Read Status Register instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Block Erase cycle and becomes a 0 when the cycle is finished and the device is ready to accept other instructions again. After the Block Erase cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Block Erase instruction will not be executed if the addressed page is protected by the Block Protect (TB, SEC, BP2, BP1, and BP0) bits (see Status Register Memory Protection table).




Figure 7.9a Block Erase Instruction(SPI Mode)






Figure 7.9b Block Erase Instruction(QPI Mode)

7.2.5 Chip Erase (CE) (C7h or 60h)

The Chip Erase instruction sets all memory within the device to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Chip Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the CS# pin low and shifting the instruction code "C7h" or "60h". The Chip Erase instruction sequence is shown in Figure 7.10.

The CS# pin must be driven high after the eighth bit has been latched. If this is not done the Chip Erase instruction will not be executed. After CS# is driven high, the self-timed Chip Erase instruction will commence for a time duration of tce (See AC Characteristics). While the Chip Erase cycle is in progress, the Read Status Register instruction may still be accessed to check the status of the BUSY bit. The BUSY bit is a 1 during the Chip Erase cycle and becomes a 0 when finished and the device is ready to accept other instructions again. After the Chip Erase cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Chip Erase instruction will not be executed if any page is protected by the Block Protect (SEC, TB, BP2, BP1, and BP0) bits (see Status Register Memory Protection table).




Figure 7.10 Chip Erase Instruction(SPI or QPI Mode)

7.2.6 Erase / Program Suspend (75h)

The Erase / Program Suspend command allows the system to interrupt a Sector or Block Erase operation (except Erase Security Registers), then read from or program data to any other sector. The Erase / Program Suspend command also allows the system to interrupt a Page Program operation (except Program Security Registers) and then read data from any other page. The Erase / Program Suspend command sequence is shown in Figure 7.11.



The Write Status Registers command (01h, 31h, 11h), Program Security Registers command (42h) and Erase commands (20h, 52h, D8h, C7h, 60h, 44h) are not allowed during Erase Suspend. Erase Suspend is valid only during the Sector or Block erase operation. If written during the Chip Erase operation, the Erase Suspend command is ignored. The Write Status Registers command (01h, 31h, 11h), Erase commands (20h, 52h, D8h, C7h, 60h, 44h) and Program commands (02h, 32h, 42h) are not allowed during Program Suspend. Program Suspend is valid during the Page Program or Quad Page Program operation.

The Erase / Program Suspend command 75h will be accepted by the device only if the SUS bit in the Status Register equals to 0 and the BUSY bit equals to 1 while a Sector or Block Erase or a Page Program operation is on-going. If the SUS bit equals to 1 or the BUSY bit equals to 0, the Suspend command will be ignored by the device. Program or Erase command for the sector that is being suspended will be ignored.

A maximum of time of t_{SUS} (Section 8.5, AC Electrical Characteristics) is required to suspend the erase or program operation. The BUSY bit in the Status Register will be cleared from 1 to 0 within t_{SUS} and the SUS bit in the Status Register will be set from 0 to 1 immediately after Erase/Program Suspend. For a previously resumed Erase/Program operation, it is also required that the Suspend command 75h is not issued earlier than a minimum of time of t_{SUS} following the preceding Resume command 7Ah.

Unexpected power off during the Erase / Program suspend state will reset the device and release the suspend state. SUS bit in the Status Register will also reset to 0. The data within the page, sector or block that was being suspended may become corrupted. It is recommended for the user to implement system design techniques to prevent accidental power interruption, provide non-volatile tracking of in process program or erase commands, and preserve data integrity by evaluating the non-volatile program or erase tracking information during each system power up in order to identify and repair (re-erase and re-program) any improperly terminated program or erase operations.




Figure 7.11a Erase / Program Suspend Instruction(SPI Mode)




Figure 7.11b Erase / Program Suspend Instruction(QPI Mode)

7.2.7 Erase / Program Resume (7Ah)



The Erase / Program Resume command "7Ah" must be written to resume the Sector or Block Erase operation (except Erase Security Registers) or the Page Program operation (except Program Security Registers) after an Erase / Program Suspend. The Resume command "7Ah" will be accepted by the device only if the SUS bit in the Status Register equals to 1 and the BUSY bit equals to 0. After the Resume command is issued the SUS bit will be cleared from 1 to 0 immediately, the BUSY bit will be set from 0 to 1 within 200 ns and the Sector or Block will complete the erase operation or the page will complete the program operation. If the SUS bit equals to 0 or the BUSY bit equals to 1, the Resume command "7Ah" will be ignored by the device. The Erase / Program Resume command sequence is shown in Figure 7.12. It is required that a subsequent Erase / Program Suspend command not to be issued within a minimum of time of "t_{SUS}" following a Resume command.




Figure 7.12 Erase/Program Resume Instruction(SPI or QPI Mode)

7.3 Read Commands

7.3.1 Read Data (03h)

The Read Data instruction allows one more data Bytes to be sequentially read from the memory. The instruction is initiated by driving the CS# pin low and then shifting the instruction code "03h" followed by a 24-bit address (A23-A0) into the DI pin. The code and address bits are latched on the rising edge of the CLK pin. After the address is received, the data Byte of the addressed memory location will be shifted out on the DO pin at the falling edge of CLK with most significant bit (MSB) first. The address is automatically incremented to the next higher address after each Byte of data is shifted out allowing for a continuous stream of data. This means that the entire memory can be accessed with a single instruction as long as the clock continues. The instruction is completed by driving CS# high.

The Read Data instruction sequence is shown in Figure 7.13. If a Read Data instruction is issued while an Erase, Program or Write cycle is in process (BUSY=1) the instruction is ignored and will not have any effects on the current cycle. The Read Data instruction allows clock rates from D.C. to a maximum of f_R (see AC Electrical Characteristics).




Figure 7.13 Read Data Instruction

7.3.2 Fast Read (0Bh)



The Fast Read instruction is similar to the Read Data instruction except that it can operate at the highest possible frequency of F_R (see AC Electrical Characteristics). This is accomplished by adding eight "dummy" clocks after the 24-bit address as shown in Figure 7.14. The dummy clocks allow the devices internal circuits additional time for setting up the initial address. During the dummy clocks the data value on the DI pin is a "don't care".




Figure 7.14a Fast Read Instruction (SPI Mode)

Fast Read (0Bh) in QPI Mode

The Fast Read instruction is also supported in QPI mode. When QPI mode is enabled, the number of dummy clocks is configured by the "Set Read Parameters (C0h)" instruction to accommodate a wide range of applications with different needs for either maximum Fast Read frequency or minimum data access latency. Depending on the Read Parameter Bits P[5:4] setting, the number of dummy clocks can be configured as either 4, 6 or 8. The default number of dummy clocks upon power up or after a Reset instruction is 4.




Figure 7.14b Fast Read Instruction (QPI Mode)

7.3.3 DTR Fast Read (0Dh)

The DTR Fast Read instruction is similar to the Fast Read instruction except that the 24-bit address input and the data output require DTR (Double Transfer Rate) operation. This is accomplished by adding six "dummy" clocks after the 24-bit address as shown in Figure 7.15. The dummy clocks allow the devices internal circuits additional time for setting up the initial address. During the dummy clocks the data value on the DO pin is a "don't care".






Figure 7.15a DTR Fast Read Instruction (SPI Mode)

DTR Fast Read (0Dh) in QPI Mode

The DTR Fast Read instruction is also supported in QPI mode. This is accomplished by adding eight "dummy" clocks after the 24-bit address as shown in Figure 7.15b.




Figure 7.15b DTR Fast Read Instruction (QPI Mode)

7.3.4 Fast Read Dual Output (3Bh)

The Fast Read Dual Output (3Bh) instruction is similar to the standard Fast Read (0Bh) instruction except that data is output on two pins, DO and DI, instead of just DO. This allows data to be transferred from the ZB25LQ32B_DTR at twice the rate of standard SPI devices. The Fast Read Dual Output instruction is ideal for quickly downloading code from Flash to RAM upon power-up or for applications that cache code-segments to RAM for execution.

Similar to the Fast Read instruction, the Fast Read Dual Output instruction can operate at the highest possible frequency of F_R (see AC Electrical Characteristics). This is accomplished by adding eight "dummy" clocks after the 24-bit address as shown in Figure 7.16. The dummy clocks allow the device's internal circuits additional time for setting up the initial address. The input data during the dummy clocks is "don't care". However, the DI pin should be high-impedance prior to the falling edge of the first data out clock.




Figure 7.16 Fast Read Dual Output Instruction Sequence Diagram

7.3.5 Fast Read Quad Output (6Bh)

The Fast Read Quad Output (6Bh) instruction is similar to the Fast Dual Output (3Bh) instruction except that data is output on four pins, IO0, IO1, IO2 and IO3. A Quad enable of status Register-2 must be executed before the device will accept the Fast Read Quad Output Instruction (Status Register bit QE must equal 1).



The Fast Read Quad Output Instruction allows data to be transferred from ZB25LQ32B_DTR at four times the rate of standard SPI devices.

The Fast Read Quad Output instruction can operate at the highest possible frequency of F_R (see AC Electrical Characteristics). This is accomplished by adding "dummy" clocks after the 24-bit address as shown in Figure 7.17. The input data during the dummy clocks is "don't care". However, the IO pins should be high-impedance prior to the falling edge of the first data out clock.




Figure 7.17 Fast Read Quad Output Instruction

7.3.6 Fast Read Dual I/O (BBh)

The Fast Read Dual I/O (BBh) instruction allows for improved random access while maintaining two IO pins, IOO and IO1. It is similar to the Fast Read Dual Output (3Bh) instruction but with the capability to input the Address bits (A23-0) two bits per dock. This reduced instruction overhead may allow for code execution (XIP) directly from the Dual SPI in some applications.

Fast Read Dual I/O with "Continuous Read Mode"

The Fast Read Dual I/O instruction can further reduce instruction overhead through setting the "Continuous Read Mode" bits (M7-0) after the input Address bits (A23-0), as shown in Figure 7.18. The upper nibble of the (M7-4) controls the length of the next Fast Read Dual I/O instruction through the inclusion or exclusion of the first Byte instruction code. The lower nibble bits of the (M3-0) are don't care ("X"). However, the IO pins should be high-impedance prior to the falling edge of the first data out clock.

Software reset command (66h+99h) does not reset Continuous Read Mode.




Figure 7.18a Fast Read Dual I/O Instruction (Initial command or previous M5-4≠10)

Note:

(1) Least significant 4 bits of Mode are don't care and it is optional for the host to drive these bits. The host may turn off drive during these cycles to increase bus turnaround time between Mode bits from host and returning data from the memory






Figure 7.18b Fast Read Dual I/O Instruction (Initial command or previous M5-4=10)

7.3.7 DTR Fast Read Dual I/O (BDh)

The DTR Fast Read Dual I/O (BDh) instruction allows for improved random access while maintaining two IO pins, IO0 and IO1. It is similar to the Fast Read Dual I/O (BBh) instruction but with the capability to input the Address bits (A23-0) two bits per clock. This reduced instruction overhead may allow for code execution (XIP) directly from the Dual SPI in some applications.

DTR Fast Read Dual I/O with "Continuous Read Mode"

The DTR Fast Read Dual I/O instruction can further reduce instruction overhead through setting the "Continuous Read Mode" bits (M7-0) after the input Address bits (A23-0), as shown in Figure 7.19a. The upper nibble of the (M7-4) controls the length of the next Fast Read Dual I/O instruction through the inclusion or exclusion of the first Byte instruction code. The lower nibble bits of the (M3-0) are don't care ("x"). However, the IO pins should be high-impedance prior to the falling edge of the first data out clock.

If the "Continuous Read Mode" bits M5-4 = (1,0), then the next Fast Read Dual I/O instruction (after CS# is raised and then lowered) does not require the BDh instruction code, as shown in Figure 7.19b. This reduces the instruction sequence by eight clocks and allows the Read address to be immediately entered after CS# is asserted low. If the "Continuous Read Mode" bits M5-4 do not equal to (1,0), the next instruction (after CS# is raised and then lowered) requires the first Byte instruction code, thus returning to normal operation.

Software reset command (66h+99h) does not reset Continuous Read Mode.




Figure 7.19a DTR Fast Read Dual I/O Instruction (Initial command or previous M5-4≠10, SPI Mode only)






Figure 7.19b DTR Fast Read Dual I/O Instruction (Previous M5-4=10, SPI Mode only)

7.3.8 Fast Read Quad I/O (EBh)

The Fast Read Quad I/O (EBh) command is similar to the Fast Read Dual I/O (BBh) command except that address and data bits are input and output through four pins IO0, IO1, IO2 and IO3 and Dummy clock are required prior to the data output. The Quad I/O dramatically reduces instruction overhead allowing faster random access for code execution (XIP) directly from the Quad SPI. The Quad Enable bit (QE) of Status Register-2 must be set to enable the Fast Read Quad I/O Command.

Fast Read Quad I/O with "Continuous Read Mode"

The Fast Read Quad I/O command can further reduce instruction overhead through setting the "Continuous Read Mode" bits (M7-0) after the input Address bits (A23-0), as shown in Figure 7.20, Fast Read Quad I/O Command Sequence (Initial command or previous $M5-4 \neq 10$). The upper nibble of the (M7-4) controls the length of the next Fast Read Quad I/O command through the inclusion or exclusion of the first Byte instruction code. The lower nibble bits of the (M3-0) are don't care ("X"). However, the IO pins should be high-impedance prior to the falling edge of the first data out clock.

If the "Continuous Read Mode" bits M5-4 = (1,0), then the next Fast Read Quad I/O command (after CS# is raised and then lowered) does not require the EBh instruction code, as shown in Figure 7.20, Fast Read Quad I/O Command Sequence (Previous command set M5-4 = 10). This reduces the command sequence by eight clocks and allows the Read address to be immediately entered after CS# is asserted low. If the "Continuous Read Mode" bits M5-4 do not equal to (1, 0), the next command (after CS# is raised and then lowered) requires the first Byte instruction code, thus returning to normal operation.

Software reset command (66h+99h) does not reset Continuous Read Mode.




Figure 7.20a Fast Read Quad I/O Instruction(Initial command or previous M5-4 ≠10)






Figure 7.20b Fast Read Quad I/O Instruction(Previous command set M5-4 = 10)

Fast Read Quad I/O with "8/16/32/64-Byte Wrap Around"

The Fast Read Quad I/O command can also be used to access a specific portion within a page by issuing a "Set Burst with Wrap" command prior to EBh. The "Set Burst with Wrap" command can either enable or disable the "Wrap Around" feature for the following EBh commands. When "Wrap Around" is enabled, the data being accessed can be limited to 8/16/32/64-Byte section of data. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-Byte section, the output will wrap around to the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-Bytes) of data without issuing multiple read commands.

The "Set Burst with Wrap" command allows three "Wrap Bits", W6-4 to be set. The W4 bit is used to enable or disable the "Wrap Around" operation while W6-5 is used to specify the length of the wrap around section within a page. See Section 7.3.9, Set Burst with Wrap (77h).

Fast Read Quad I/O (EBh) in QPI Mode

The Fast Read Quad I/O instruction is also supported in QPI mode, as shown in Figure 7.20c When QPI mode is enabled, the number of dummy clocks is configured by the "Set Read Parameters (C0h)" instruction to accommodate a wide range of applications with different needs for either maximum Fast Read frequency or minimum data access latency. Depending on the Read Parameter Bits P[5:4] setting, the number of dummy clocks can be configured as either 4, 6 or 8. The default number of dummy clocks upon power up or after a Reset instruction is 4. In QPI mode, the "Continuous Read Mode" bits M7-0 are also considered as dummy clocks. In the default setting, the data output will follow the Continuous Read Mode bits immediately.

"Continuous Read Mode" feature is also available in QPI mode for Fast Read Quad I/O instruction. Please refer to the description on previous pages.

"Wrap Around" feature is not available in QPI mode for Fast Read Quad I/O instruction. To perform a read operation with fixed data length wrap around in QPI mode, a dedicated "Burst Read with Wrap" (0Ch) instruction must be used. Please refer to 7.5.13 for details.






Figure 7.20c Fast Read Quad I/O Instruction(Initial command or previous M5-4 ≠10,QPI Mode)

7.3.9 DTR Fast Read Quad I/O (EDh)

The DTR Fast Read Quad I/O (EDh) instruction is similar to the Fast Read Quad I/O (EBh) instruction except that address and data bits are input and output through four pins IOO, IO1, IO2 and IO3 and Dummy clocks are required in SPI mode prior to the data output. The Quad I/O dramatically reduces instruction overhead allowing faster random access for code execution (XIP) directly from the Quad SPI.

DTR Fast Read Quad I/O with "Continuous Read Mode"

The Fast Read Quad I/O instruction can further reduce instruction overhead through setting the "Continuous Read Mode" bits (M7-0) after the input Address bits (A23-0), as shown in Figure 7.21a. The upper nibble of the (M7-4) controls the length of the next Fast Read Quad I/O instruction through the inclusion or exclusion of the first Byte instruction code. The lower nibble bits of the (M3-0) are don't care ("x"). However, the IO pins should be high-impedance prior to the falling edge of the first data out clock.

If the "Continuous Read Mode" bits M5-4 = (1,0), then the next Fast Read Quad I/O instruction (after CS# is raised and then lowered) does not require the EDh instruction code, as shown in Figure 7.21b. This reduces the instruction sequence by eight clocks and allows the Read address to be immediately entered after CS# is asserted low. If the "Continuous Read Mode" bits M5-4 do not equal to (1,0), the next instruction (after CS# is raised and then lowered) requires the first Byte instruction code, thus returning to normal operation.

Software reset command (66h+99h) does not reset Continuous Read Mode.




Figure 7.21a DTR Fast Read Quad I/O Instruction (M7-0 = FFh, SPI Mode)






Figure 7.21b DTR Fast Read Quad I/O Instruction(Previous command set M5-4 = 10)

DTR Fast Read Quad I/O with "8/16/32/64-Byte Wrap Around" in Standard SPI mode

The DTR Fast Read Quad I/O instruction can also be used to access a specific portion within a page by issuing a "Set Burst with Wrap" (77h) command prior to EDh. The "Set Burst with Wrap" (77h) command can either enable or disable the "Wrap Around" feature for the following EDh commands. When "Wrap Around" is enabled, the data being accessed can be limited to either an 8, 16, 32 or 64-Byte section of a 256-Byte page. The output data starts at the initial address specified in the instruction, once it reaches the ending boundary of the 8/16/32/64-Byte section, the output will wrap around to the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-Byte) of data without issuing multiple read commands.

The "Set Burst with Wrap" instruction allows three "Wrap Bits", W6-4 to be set. The W4 bit is used to enable or disable the "Wrap Around" operation while W6-5 are used to specify the length of the wrap around section within a page. Refer to section 7.3.16 for detail descriptions.

DTR Fast Read Quad I/O (EDh) in QPI Mode

The DTR Fast Read Quad I/O instruction is also supported in QPI mode, as shown in Figure 7.22. In QPI mode, the "Continuous Read Mode" bits M7-0 are also considered as dummy clocks. In the default setting, the data output will follow the Continuous Read Mode bits immediately.

"Continuous Read Mode" feature is also available in QPI mode for DTR Fast Read Quad I/O instruction. Please refer to the description on previous pages.

"Wrap Around" feature is not available in QPI mode for Fast Read Quad I/O instruction. To perform a read operation with fixed data length wrap around in QPI mode, a dedicated "DTR Burst Read with Wrap" (0Eh) instruction must be used. Please refer to section 7.5.14 for details.






Figure 7.22 Fast Read Quad I/O Instruction(Initial command or previous M5-4 #10,QPI Mode)

7.3.10 Set Burst with Wrap (77h)

The Set Burst with Wrap (77h) command is used in conjunction with "Fast Read Quad I/O" commands to access a fixed length and alignment of 8/16/32/64-Bytes of data. Certain applications can benefit from this feature and improve the overall system code execution performance. This command loads the W4,W5,W6 bits. Similar to a Quad I/O command, the Set Burst with Wrap command is initiated by driving the CS# pin low and then shifting the instruction code "77h" followed by 24-dummy bits and 8 "Wrap Bits", W7-0. The command sequence is shown in Figure 7.23, Set Burst with Wrap Command Sequence. Wrap bit W7 and the lower nibble W3-0 are not used.

| MC ME | W | 4=0 | W4=1(DEFAULT) | | |
|--------|-------------|-------------|---------------|-------------|--|
| W6, W5 | Wrap Around | Wrap Length | Wrap Around | Wrap Length | |
| 0,0 | Yes | 8-Byte | No | N/A | |
| 0,1 | Yes | 16-Byte | No | N/A | |
| 1,0 | Yes | 32-Byte | No | N/A | |
| 1,1 | Yes | 64-Byte | No | N/A | |

Once W6-4 is set by a Set Burst with Wrap command, all the following "Fast Read Quad I/O" commands will use the W6-4 setting to access the 8/16/32/64-Byte section of data. Note, Status Register-2 QE bit (SR2[1]) must be set to 1 in order to use the Fast Read Quad I/O and Set Burst with Wrap commands. To exit the "Wrap Around" function and return to normal read operation, another Set Burst with Wrap command should be issued to set W4 = 1. The default value of W4 upon power on is 1.

In QPI mode, the "Burst Read with Wrap (0Ch)" instruction should be used to perform the Read operation with "Wrap Around" feature. The Wrap Length set by W6-5 in Standard SPI mode is still valid in QPI mode and can also be re-configured by "Set Read Parameters (C0h)" instruction. Refer to 7.5.12 and 7.5.13 for details.




Figure 7.23 Set Burst with Wrap Instruction

7.4 Reset Commands



Software controlled Reset commands restore the device to its initial power up state, by reloading volatile registers from non-volatile default values. If a software reset is initiated during a Erase, Program or Writing Register operation the data in that Sector, Page or Register is not stable, the operation that was interrupted needs to be initiated again. Once the Reset instruction is accepted, any on-going internal operations will be terminated and the device will return to its default power-on state and lose all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch (WEL) status, Program/Erase Suspend status, Read parameter setting (P7-P0) and Wrap Bit setting (W6-W4).

When the device is in Deep Power-Down mode, the software reset command is ignored and has no effect. To reset the device send the Release Power down command (ABh) and after time duration of trest the device will resume normal operation and the software reset command will be accepted.

When the device is in Continuous Read Mode, the software reset command is ignored and has no effect. The device only returns to normal operation when setting Continuous Read Mode bits M5-4≠10.

A software reset is initiated by the Software Reset Enable command (66h) followed by Software Reset command (99h) and then executed when CS# is brought high after t_{RCH} time at the end of the Software Reset instruction and requires t_{RST} time before executing the next Instruction after the Software Reset. See Figure 8.7, Software Reset Input Timing. Note that CS# must be brought high after t_{RCH} time, or the Software Reset will not be executed.




Figure 7.24 Software Reset Instruction(SPI and QPI Mode)

7.4.1 Software Reset Enable (66h)

The Reset Enable (66h) command is required immediately before a software reset command (99h) such that a software reset is a sequence of the two commands. Any command other than Reset (99h) following the Reset Enable (66h) command, will clear the reset enable condition and prevent a later Reset (99h) command from being recognized.

7.4.2 Software Reset (99h)

The Reset (99h) command immediately following a Reset Enable (66h) command, initiates the software reset process. Any command other than Reset (99h) following the Reset Enable (66h) command, will clear the reset enable condition and prevent a later Reset (99h) command from being recognized.

7.5 ID and Security Commands

7.5.1 Deep Power-down (DP) (B9h)

Although the standby current during normal operation is relatively low, standby current can be further reduced with the Power-down instruction. The lower power consumption makes the Power-down instruction especially useful for battery powered applications (See ICC1 and ICC2 in AC Characteristics). The instruction is initiated by driving the CS# pin low and shifting the instruction code "B9h" as shown in Figure 7.25.

The CS# pin must be driven high after the eighth bit has been latched. If this is not done, the Power-down instruction will not be executed. After CS# is driven high, the power-down state will enter within the time



duration of t_{DP} (See AC Characteristics). While in the power-down state only the Release from Power-down / Device ID instruction, which restores the device to normal operation, will be recognized. All other instructions are ignored. This includes the Read Status Register instruction, which is always available during normal operation. Ignoring all but one instruction makes the Power Down state a useful condition for securing maximum write protection. The device always powers-up in the normal operation with the standby current of ICC1.




Figure 7.25 Deep Power-down Instruction(SPI and QPI Mode)

7.5.2 Release Power-down / Device ID (ABh)

The Release from Power-down / Device ID instruction is a multi-purpose instruction. It can be used to release the device from the power-down state, obtain the devices electronic identification (ID) number or both.

To release the device from the power-down state, the instruction is issued by driving the CS# pin low, shifting the instruction code "ABh" and driving CS# high as shown in Figure 7.26. After the time duration of t_{RES1} (See AC Characteristics) the device will resume normal operation and other instructions will be accepted. The CS# pin must remain high during the t_{RES1} time duration.

When used only to obtain the Device ID during the non-power-down state, the instruction is initiated by driving the CS# pin low and shifting the instruction code "ABh" followed by 3-dummy Bytes. The Device ID bits will then be shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 7.27. The Device ID value for the ZB25LQ32B_DTR is listed in Manufacturer and Device Identification table. The Device ID can be read continuously. The instruction is completed by driving CS# high.

When used to release the device from the power-down state and obtain the Device ID, the instruction is the same as previously described, and shown in Figure 7.27, except that after CS# is driven high it must remain high for a time duration of tress (See AC Characteristics). After this time duration the device will resume normal operation and other instructions will be accepted. If the Release from Power-down / Device ID instruction is issued within Erase, Program or Write cycle (when BUSY equals 1), the instruction is ignored and will not have any effects on the current cycle.




Figure 7.26 Release Power-down Instruction(SPI and QPI Mode)






Figure 7.27a Release Power-down / Device ID(SPI Mode)




Figure 7.27b Release Power-down / Device ID(QPI Mode)

7.5.3 Read Manufacturer / Device ID (90h)

The Read Manufacturer/Device ID instruction is an alternative to the Release from Power-down/Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID.

The Read Manufacturer/Device ID instruction is very similar to the Release from Power-down / Device ID instruction. The instruction is initiated by driving the CS# pin low and shifting the instruction code "90h" followed by a 24-bit address (A23-A0) of 000000h. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 7.28. If the 24-bit address is initially set to 000001h the Device ID will be read first and then followed by the Manufacturer ID. The Manufacturer and Device IDs can be read continuously, alternating from one to the other. The command is completed by driving CS# high.




Figure 7.28a Read Manufacturer/Device ID(SPI Mode)






Figure 7.28b Read Manufacturer/Device ID(QPI Mode)

7.5.4 Read Identification (RDID) (9Fh/AFh)

For compatibility reasons, the ZB25LQ32B_DTR provides several instructions to electronically determine the identity of the device. The Read JEDEC ID instruction is compatible with the JEDEC standard for SPI compatible serial memories that was adopted in 2003.

The instruction is initiated by driving the CS# pin low and shifting the instruction code "9Fh" for SPI, "9Fh/AFh" for QPI. The JEDEC assigned Manufacturer ID Byte and two Device ID Bytes, Memory Type (ID15-ID8) and Capacity (ID7-ID0) are then shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 7.29. For memory type and capacity values, refer to Manufacturer and Device Identification table.




Figure 7.29a Read JEDEC ID(SPI Mode)




Figure 7.29b Read JEDEC ID(QPI Mode)

7.5.5 Read SFDP Register (5Ah)

The Read SFDP command is initiated by driving the CS# pin low and shifting the instruction code "5Ah"



followed by a 24-bit address (A23-A0) into the DI pin. Eight "dummy" clocks are also required before the SFDP register contents are shifted out on the falling edge of the 40th CLK with most significant bit (MSB) first as shown in Figure 7.30.

Note:

(1) A23-A8 = 0; A7-A0 are used to define the starting Byte address for the 256-Byte SFDP Register.




Figure 7.30 Read SFDP Register Instruction

7.5.6 Erase Security Registers (44h)

The ZB25LQ32B_DTR offers three 1024-Byte Security Registers which can be erased and programmed individually. These registers may be used by system manufacturers to store security and other important information separately from the main memory array.

The Erase Security Register command is similar to the Sector Erase command. A Write Enable command must be executed before the device will accept the Erase Security Register Command (Status Register bit WEL must equal to 1). The command is initiated by driving the CS# pin low and shifting the instruction code "44h" followed by a 24-bit address (A23-A0) to erase one of the security registers.

| Address | A23-16 | A15-12 | A11-10 | A9-0 |
|---------------------|--------|--------|--------|------|
| Security Register-1 | 00h | 1h | 00b | xxh |
| Security Register-2 | 00h | 2h | 00b | xxh |
| Security Register-3 | 00h | 3h | 00b | xxh |

Note:

(1) Addresses outside the ranges in the table have undefined results.

The Erase Security Register command sequence is shown in Figure 7.31. The CS# pin must be driven high after the eighth bit of the last Byte has been latched. If this is not done the command will not be executed. After CS# is driven high, the self-timed Erase Security Register operation will commence for a time duration of tse (see Section 8.5, AC Electrical Characteristics). While the Erase Security Register cycle is in progress, the Read Status Register command may still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the erase cycle and becomes a 0 when the cycle is finished and the device is ready to accept other commands again. After the Erase Security Register cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Security Register Lock Bits (LB[3:1]) in the Status Register-2 can be used to OTP protect the security registers. Once a lock bit is set to 1, the corresponding security register will be permanently locked, and an Erase Security Register command to that register will be ignored.






Figure 7.31 Erase Security Registers Instruction

7.5.7 Program Security Registers (42h)

The Program Security Register command is similar to the Page Program command. It allows from one Byte to 1024 Bytes (256 Bytes * 4) of security register data to be programmed at previously erased memory locations. A Write Enable command must be executed before the device will accept the Program Security Register Command (Status Register bit WEL= 1). The command is initiated by driving the CS# pin low then shifting the instruction code "42h" followed by a 24-bit address (A23-A0) and at least one data Byte, into the DI pin. The CS# pin must be held low for the entire length of the command while data is being sent to the device.

| Address | A23-16 | A15-12 | A11-10 | A9-0 |
|---------------------|--------|--------|--------|--------------|
| Security Register-1 | 00h | 1h | 00b | Byte Address |
| Security Register-2 | 00h | 2h | 00b | Byte Address |
| Security Register-3 | 00h | 3h | 00b | Byte Address |

Note:

(1) Addresses outside the ranges in the table have undefined results.

The Program Security Register command sequence is shown in Figure 7.32. The Security Register Lock Bits (LB3:1) in the Status Register-2 can be used to OTP protect the security registers. Once a lock bit is set to 1, the corresponding security register will be permanently locked, and a Program Security Register command to that register will be ignored.




Figure 7.32 Program Security Registers Instruction

7.5.8 Read Security Registers (48h)

The Read Security Register command is similar to the Fast Read command and allows one or more data Bytes to be sequentially read from one of the three security registers. The command is initiated by driving the CS# pin low and then shifting the instruction code "48h" followed by a 24-bit address (A23-A0) and eight "dummy" clocks into the DI pin. The code and address bits are latched on the rising edge of the CLK pin. After the address is received, and following the eight dummy cycles, the data Byte of the addressed memory location will be shifted out on the DO pin at the falling edge of CLK with most significant bit (MSB) first. Locations with address bits A23-A16 not equal to zero, have undefined data. The Byte address is automatically incremented to the next Byte address after each Byte of data is shifted out. Once the Byte address reaches the last Byte of the register (3FFh), it will reset to the first Byte of the register (00h) and continue to increase. The command is completed by driving CS# high. The Read Security Register command sequence is shown in Figure 7.33. If a Read Security Register command is ignored and will not have any effects on the current cycle. The Read Security Register command allows clock rates from DC to a maximum of FR (see Section 8.5, AC Electrical Characteristics).

| Address | A23-16 | A15-12 | A11-10 | A9-0 |
|---------------------|--------|--------|--------|--------------|
| Security Register-1 | 00h | 1h | 00b | Byte Address |
| Security Register-2 | 00h | 2h | 00b | Byte Address |
| Security Register-3 | 00h | 3h | 00b | Byte Address |

Note:



(1) Addresses outside the ranges in the table have undefined results.




Figure 7.33 Read Security Registers Instruction

7.5.9 Read Manufacturer / Device ID Dual I/O (92h)

The Read Manufacturer / Device ID Dual I/O instruction is an alternative to the Read Manufacturer / Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID at 2x speed.

The Read Manufacturer / Device ID Dual I/O instruction is similar to the Fast Read Dual I/O instruction. The instruction is initiated by driving the CS# pin low and shifting the instruction code "92h" followed by a 24-bit address (A23-A0) of 000000h, but with the capability to input the Address bits two bits per clock. After which, the Manufacturer ID and the Device ID are shifted out 2 bits per clock on the falling edge of CLK with most significant bits (MSB) first as shown in Figure 7.34. The Device ID values for the ZB25LQ32B_DTR are listed in Manufacturer and Device Identification table. The Manufacturer and Device IDs can be read continuously, alternating from one to the other. The instruction is completed by driving CS# high.




Figure 7.34 Read Manufacturer/Device ID Dual I/O Instruction

Note:

(1) The "Continuous Read Mode" bits M7-0 must be set to Fxh to be compatible with Fast Read Dual I/O instruction.

7.5.10 Read Manufacturer / Device ID Quad I/O (94h)

The Read Manufacturer / Device ID Quad I/O instruction is an alternative to Read Manufacturer / Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID at 4 x speeds.

The Read Manufacturer / Device ID Quad I/O instruction is similar to the Fast Read Quad I/O instruction. The instruction is initiated by driving the CS# pin low and shifting the instruction code "94h" followed by a 24-bit address(A23-A0) of 000000h, 8-bit Continuous Read Mode Bits and then four clock dummy cycles, with the capability to input the Address bits four bits per clock. After that, the Manufacturer ID and the Device ID are shifted out four bits per clock on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 7.35. The Device ID values for ZB25LQ32B_DTR are listed in Manufacturer and Device Identification table. The Manufacturer and Device IDs can be read continuously, alternating from one to the other. The instruction is completed by driving CS# high.






Figure 7.35 Read Manufacturer/Device ID Quad I/O Instruction

Note:

(1) The "Continuous Read Mode" bits M7-0 must be set to Fxh to be compatible with Fast Read Quad I/O instruction.

7.5.11 Read Unique ID Number (4Bh)

The Read Unique ID Number instruction accesses a factory-set read-only 128-bit number which is unique to each ZB25LQ32B_DTR device. The ID number can be used in conjunction with user software methods to help prevent copying or cloning of a system. The Read Unique ID instruction is initiated by driving the CS# pin low and shifting the instruction code "4Bh" followed by a 24-bit address(A23-A0) of 000000h and one Byte dummy clock. After that, the 128-bit ID is shifted out on the falling edge of CLK as shown in Figure 7.36.




Figure 7.36 Read unique ID Number Instruction

7.5.12 Set Read Parameters (C0h)

In QPI mode, to accommodate a wide range of applications with different needs for either maximum read frequency or minimum data access latency, "Set Read Parameters (C0h)" instruction can be used to configure the number of dummy clocks for "Fast Read (0Bh)", "Fast Read Quad I/O (EBh)" & "Burst Read with Wrap (0Ch)" instructions, and to configure the number of Bytes of "Wrap Length" for the "Burst Read with Wrap (0Ch)" instruction.

In Standard SPI mode, the "Set Read Parameters (C0h)" instruction is not accepted. The "Wrap Length" is set by W6-5 bit in the "Set Burst with Wrap (77h)" instruction. This setting will remain unchanged when the device is switched between Standard SPI mode and QPI mode.

The default "Wrap Length" after a power up or a Reset instruction is 8 Bytes, the default number of dummy clocks is 4. The number of dummy clocks is only programmable for "Fast Read (0Bh)", "Fast Read Quad I/O (EBh)" & "Burst Read with Wrap (0Ch)" instructions in the QPI mode. Whenever the device is switched from SPI mode to QPI mode, the number of dummy clocks should be set again, prior to any 0Bh, EBh or 0Ch instructions.



| P5-P4 | DUMMY CLOCKS | MAXIMUM READ FREQ. | | |
|-------|--------------|--------------------|--|--|
| 00 | 4 | 80MHz | | |
| 01 | 6 | 104MHz | | |
| 10 | 8 | 104MHz | | |
| 11 | 8 | 104MHz | | |
| P1-P0 | | WRAP LENGTH | | |
| 00 | | 8-Byte | | |
| 01 | | 16-Byte | | |
| 10 | | 32-Byte | | |
| 11 | | 64-Byte | | |




Figure 7.37 Set Read Parameters Instruction (QPI Mode only)

7.5.13 Burst Read with Wrap (0Ch)

The "Burst Read with Wrap (OCh)" instruction provides an alternative way to perform the read operation with "Wrap Around" in QPI mode. The instruction is similar to the "Fast Read (0Bh)" instruction in QPI mode, except the addressing of the read operation will "Wrap Around" to the beginning boundary of the "Wrap Length" once the ending boundary is reached. The "Wrap Length" and the number of dummy clocks can be configured by the "Set Read Parameters(C0h)" instruction.




Figure 7.38 Burst Read with Wrap Instruction (QPI Mode only)

7.5.14 DTR Burst Read with Wrap (0Eh)

The "DTR Burst Read with Wrap (0Eh)" instruction provides an alternative way to perform the read operation with "Wrap Around" in QPI mode. The instruction is similar to the "Fast Read (0Bh)" instruction in



QPI mode, except the addressing of the read operation will "Wrap Around" to the beginning boundary of the "Wrap Length" once the ending boundary is reached.

The "Wrap Length" can be configured by the "Set Read Parameters (C0h)" instruction.




Figure 7.39 DTR Burst Read with Wrap Instruction (QPI Mode only)

7.5.15 Individual Block/Sector Lock (36h)

The Individual Block/Sector Lock provides an alternative way to protect the memory array from adverse Erase/Program. In order to use the Individual Block/Sector Locks, the WPS bit in Status Register-3 must be set to 1. If WPS=0, the write protection will be determined by the combination of CMP, SEC, TB, BP[2:0] bits in the Status Registers. The Individual Block/Sector Lock bits are volatile bits. The default values after device power up or after a Reset are 1, so the entire memory array is being protected.

To lock a specific block or sector as illustrated in Figure 6.2, an Individual Block/Sector Lock command must be issued by driving CS# low, shifting the instruction code "36h" into the Data Input (DI) pin on the rising edge of CLK, followed by a 24-bit address and then driving CS# high. A Write Enable instruction must be executed before the device will accept the Individual Block/Sector Lock Instruction (Status Register bit WEL= 1).




Figure 7.40a Individual Block/Sector Lock Instruction(SPI Mode)






Figure 7.40b Individual Block/Sector Lock Instruction(QPI Mode)

7.5.16 Individual Block/Sector Unlock (39h)

The Individual Block/Sector Lock provides an alternative way to protect the memory array from adverse Erase/Program. In order to use the Individual Block/Sector Locks, the WPS bit in Status Register-3 must be set to 1. If WPS=0, the write protection will be determined by the combination of CMP, SEC, TB, BP[2:0] bits in the Status Registers. The Individual Block/Sector Lock bits are volatile bits. The default values after device power up or after a Reset are 1, so the entire memory array is being protected.

To unlock a specific block or sector as illustrated in Figure 6.2, an Individual Block/Sector Unlock command must be issued by driving CS# low, shifting the instruction code "39h" into the Data Input (DI) pin on the rising edge of CLK, followed by a 24-bit address and then driving CS# high. A Write Enable instruction must be executed before the device will accept the Individual Block/Sector Unlock Instruction(Status Register bit WEL= 1).




Figure 7.41 Individual Block/Sector Unlock Instruction(SPI Mode)






Figure 7.41b Individual Block/Sector Unlock Instruction(QPI Mode)

7.5.17 Read Block/Sector Lock (3Dh)

The Individual Block/Sector Lock provides an alternative way to protect the memory array from adverse Erase/Program. In order to use the Individual Block/Sector Locks, the WPS bit in Status Register-3 must be set to 1. If WPS=0, the write protection will be determined by the combination of CMP, SEC, TB, BP[2:0] bits in the Status Registers. The Individual Block/Sector Lock bits are volatile bits. The default values after device power up or after a Reset are 1, so the entire memory array is being protected.

To read out the lock bit value of a specific block or sector as illustrated in Figure 6.2, a Read Block/Sector Lock command must be issued by driving CS# low, shifting the instruction code "3Dh" into the Data Input (DI) pin on the rising edge of CLK, followed by a 24-bit address. The Block/Sector Lock bit value will be shifted out on the DO pin at the falling edge of CLK with most significant bit (MSB) first as shown in Figure 7.42. If the least significant bit (LSB) is 1, the corresponding block/sector is locked; if LSB=0, the corresponding block/sector is unlocked, Erase/Program operation can be performed.




Figure 7.42a Read Block Lock Instruction(SPI Mode)






Figure 7.42b Read Block Lock Instruction(QPI Mode)

7.5.18 Global Block/Sector Lock (7Eh)

All Block/Sector Lock bits can be set to 1 by the Global Block/Sector Lock instruction. The command must be issued by driving CS# low, shifting the instruction code "7Eh" into the Data Input (DI) pin on the rising edge of CLK, and then driving CS# high. A Write Enable instruction must be executed before the device will accept the Global Block/Sector Lock Instruction (Status Register bit WEL=1).




Figure 7.43 Global Block Lock Instruction(SPI or QPI Mode)

7.5.19 Global Block/Sector Unlock (98h)

All Block/Sector Lock bits can be set to 0 by the Global Block/Sector Unlock instruction. The command must be issued by driving CS# low, shifting the instruction code "98h" into the Data Input (DI) pin on the rising edge of CLK, and then driving CS# high. A Write Enable instruction must be executed before the device will accept the Global Block/Sector Unlock Instruction (Status Register bit WEL= 1).




Figure 7.44 Global Block Lock Instruction(SPI or QPI Mode)



7.5.20 Enter QPI Mode (38h)

The ZB25LQ32B_DTR support both Standard/Dual/Quad Serial Peripheral Interface (SPI) and Quad Peripheral Interface (QPI). However, SPI mode and QPI mode cannot be used at the same time. "Enter QPI (38h)" instruction is the only way to switch the device from SPI mode to QPI mode.

Upon power-up, the default state of the device upon is Standard/Dual/Quad SPI mode. This provides full backward compatibility with earlier generations of Zbit serial flash memories. See Instruction Set Table 7.1-7.4 for all supported SPI commands. In order to switch the device to QPI mode, the Quad Enable (QE) bit in Status Register-2 must be set to 1 first, and an "Enter QPI (38h)" instruction must be issued. If the Quad Enable (QE) bit is 0, the "Enter QPI (38h)" instruction will be ignored and the device will remain in SPI mode. See Instruction Set Table 7.5 for all the commands supported in QPI mode. When the device is switched from SPI mode to QPI mode, the existing Write Enable and Program/Erase Suspend status, and the Wrap Length setting will remain unchanged.




Figure 7.45 Enter QPI Instruction (SPI Mode only)

7.5.21 Exit QPI Mode (FFh)

In order to exit the QPI mode and return to the Standard/Dual/Quad SPI mode, an "Exit QPI (FFh)" instruction must be issued. When the device is switched from QPI mode to SPI mode, the existing Write Enable Latch (WEL) and Program/Erase Suspend status, and the Wrap Length setting will remain unchanged.




Figure 7.46 Exit QPI Instruction (QPI Mode only)



8 ELECTRICAL CHARACTERISTIC

8.1 Power-Up Power-Down Timing and Requirements




Figure 8.1 Power-up Timing




Figure 8.2 Power-Down and Voltage Drop

Table 8.1 Power-up and Power-down Timing

| PARAMETER | SYMBOL | TY | PE | UNIT | |
|---|----------------------|-----|-----|------|--|
| FARAINETER | STWIBOL | MIN | MAX | ONIT | |
| VCC(low voltage for initialization to occur) | VCC(low) | 0.7 | = | V | |
| VCC (mipn) to CS# Low | t _{VSL} (1) | 1 | = | ms | |
| The minimum duration for ensuring initialization will occur | t _{PD} | 300 | = | μs | |
| Write Inhibit Threshold Voltage | VWI ⁽¹⁾ | 1 | 1.5 | V | |

Notes:

- (1) The parameters are characterized only.
- (2) VCC (max.) is 2.0V and VCC (min.) is 1.65V.

8.2 Absolute Maximum Ratings



Stresses above the values mentioned as following may cause permanent damage to the device. These values are for a stress rating only and do not imply that the device should be operated at conditions up to or above these values.

Table 8.2⁽¹⁾ Absolute Maximum Rating

| PARAMETERS(2) | SYMBOL | CONDITIONS | RANGE | UNIT |
|---------------------------------|-------------------|---------------------------------------|-----------------|------------|
| Supply Voltage | VCC | | -0.6 to +2.5 | V |
| Voltage applied on any pin | V _{IO} | Relative to Ground | -0.6 to VCC+0.4 | V |
| Transient Voltage on any Pin | V _{IOT} | <20ns Transient Relative to Ground | -2.0 to VCC+2.0 | V |
| Storage Temperature | T _{STG} | | -65 to +150 | $^{\circ}$ |
| Lead Temperature | T _{LEAD} | | See Note(3) | $^{\circ}$ |
| Electrostatic Discharge Voltage | V_{ESD} | Human Body Model(4) | -7000 to +7000 | V |

Notes:

- (1) Specification for ZB25LQ32B_DTR is preliminary. See preliminary designation at the end of this document.
- (2) This device has been designed and tested for the specified operation ranges. Proper operation outside these levels is not guaranteed. Exposure to absolute maximum ratings may affect device reliability. Exposure beyond absolute maximum ratings may cause permanent damage.
- (3) Compatible to JEDEC Standard J-STD-20C for small body Sn-Pb or Pb-free (Green) assembly and the European directive on restrictions on hazardous substances (RoHS) 2002/95/EU.
- (4) JEDEC Std. JESD22-A114A (C1=100 pF, R1=1500 ohms, R2=500 ohms).

8.3 Recommended Operating Ranges

Table 8.3 Recommended Operating Ranges

| BABAMETER | 0)/14001 | COMPUTIONS | SP | EC | |
|--------------------------------|--------------------|----------------------------|------|-----|------------|
| PARAMETER | SYMBOL | CONDITIONS | MIN | MAX | UNIT |
| Supply Voltage | VCC ⁽¹⁾ | $F_R=133MHz$, $f_R=80MHz$ | 1.65 | 2.0 | V |
| Ambient Temperature, Operating | T _A | Industrial | -40 | 105 | $^{\circ}$ |

Notes:

(1) Recommended Operating Ranges define those limits between which the functionality of the device is guaranteed.



8.4 DC Characteristics

Table 8.4a DC Characteristics

 $(T = -40^{\circ}C \sim 85^{\circ}C, VCC = 1.65 \sim 2.0V, C_L = 30pf)$

| SYMBOL | PARAMETER | CONDITIONS | | SPEC | | | |
|---------------------|---|-------------------------------------|---------|------|---------|------|--|
| STIMBUL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT | |
| CIN ⁽¹⁾ | Input Capacitance | $VIN = 0V^{(2)}$ | | | 6 | pF | |
| COUT ⁽¹⁾ | Output Capacitance | $VOUT = 0V^{(2)}$ | | | 8 | pF | |
| ILI | Input Leakage | | | | ±2 | μA | |
| ILO | I/O Leakage | | | | ±2 | μA | |
| ICC1 | Standby Current, HFM=1 | CS# = VCC, VIN= GND or VCC | | 8 | 25 | μΑ | |
| ICC8 | Standby Current, HFM=0 | CS# = VCC, VIN= GND or VCC | | 2.5 | 5 | μА | |
| ICC2 | Power-down Current | CS# = VCC, VIN= GND or VCC | | 2.5 | 5 | μΑ | |
| ICC3 | Current Read Data / Dual/Quad Output Read 10MHz ⁽²⁾ | CLK = 0.1 VCC / 0.9 VCC Q = Open | | 2 | 4 | mA | |
| ICC3 | Current Read Data / Dual/Quad Output Read 50MHz ⁽²⁾ | CLK = 0.1 VCC / 0.9 VCC Q = Open | | 3.5 | 7 | mA | |
| ICC3 | Current Read Data / Dual/Quad Output Read 104MHz ⁽²⁾ | CLK = 0.1 VCC / 0.9 VCC Q = Open | | 5 | 10 | mA | |
| ICC4 | Current Page Program | CS# = VCC | | 5 | 10 | mA | |
| ICC5 | Current Write Status Register | CS# = VCC | | 2 | 5 | mA | |
| ICC6 | Current Sector Erase | CS# = VCC | | 6 | 12 | mA | |
| ICC6 | Current Block Erase | CS# = VCC | | 6 | 12 | mA | |
| ICC7 | Current Chip Erase | CS# = VCC | | 7 | 15 | mA | |
| VIL | Input Low Voltage | | | | VCC×0.2 | V | |
| VIH | Input High Voltage | | VCC×0.7 | | | V | |
| VOL | Output Low Voltage | $IOL = 100 \mu A$ | | | 0.2 | V | |
| VOH | Output High Voltage | $IOH = -100 \mu A$ | VCC-0.2 | | | V | |

Notes:

- (1) Tested on sample basis and specified through design and characterization data. T_A=25° C, VCC=1.8V.
- (2) Checker Board Pattern.



Table 8.4b DC Characteristics

(T = -40°C ~ 105°C, VCC = 1.65 ~ 2.0V, $C_L = 30$ pf)

| SYMBOL | PARAMETER | CONDITIONS | | LINUT | | | |
|---------------------|---|-------------------------------------|---------|-------|---------|------|--|
| STWBUL | PARAMETER | CONDITIONS | | TYP | MAX | UNIT | |
| CIN ⁽¹⁾ | Input Capacitance | $VIN = 0V^{(2)}$ | | | 6 | pF | |
| COUT ⁽¹⁾ | Output Capacitance | $VOUT = 0V^{(2)}$ | | | 8 | pF | |
| ILI | Input Leakage | | | | ±2 | μA | |
| ILO | I/O Leakage | | | | ±2 | μA | |
| ICC1 | Standby Current, HFM=1 | CS# = VCC, VIN= GND or VCC | | 8 | 25 | μA | |
| ICC8 | Standby Current, HFM=0 | CS# = VCC, VIN= GND or VCC | | 2.5 | 5 | μА | |
| ICC2 | Power-down Current | CS# = VCC, VIN= GND or VCC | | 2.5 | 5 | μΑ | |
| ICC3 | Current Read Data / Dual/Quad Output Read 10MHz ⁽²⁾ | CLK = 0.1 VCC / 0.9 VCC Q = Open | | 2 | 4 | mA | |
| ICC3 | Current Read Data / Dual/Quad Output Read 50MHz ⁽²⁾ | CLK = 0.1 VCC / 0.9 VCC Q = Open | | 3.5 | 7 | mA | |
| ICC3 | Current Read Data / Dual/Quad Output Read 104MHz ⁽²⁾ | CLK = 0.1 VCC / 0.9 VCC Q = Open | | 5 | 10 | mA | |
| ICC4 | Current Page Program | CS# = VCC | | 5 | 10 | mA | |
| ICC5 | Current Write Status Register | CS# = VCC | | 2 | 5 | mA | |
| ICC6 | Current Sector Erase | CS# = VCC | | 6 | 12 | mA | |
| ICC6 | Current Block Erase | CS# = VCC | | 6 | 12 | mA | |
| ICC7 | Current Chip Erase | CS# = VCC | | 7 | 15 | mA | |
| VIL | Input Low Voltage | | | | VCC×0.2 | V | |
| VIH | Input High Voltage | | VCC×0.7 | | | V | |
| VOL | Output Low Voltage | IOL = 100 μA | | | 0.2 | V | |
| VOH | Output High Voltage | $IOH = -100 \mu A$ | VCC-0.2 | | | V | |

Notes:

- (1) Tested on sample basis and specified through design and characterization data. T_A=25° C, VCC=1.8V.
- (2) Checker Board Pattern.

8.5 AC Measurement Conditions

Table 8.5 AC Measurement Conditions

| Symbol | PARAMETER | Min. | Max. | Unit |
|--------|----------------------------------|--------------------|----------|------|
| CL | Load Capacitance | | 30 | pF |
| TR, TF | Input Rise and Fall Times | | 5 | ns |
| VIN | Input Pulse Voltages | 0.1VCC t | o 0.8VCC | V |
| VtIN | Input Timing Reference Voltages | 0.2VCC to 0.7VCC | | V |
| VtON | Output Timing Reference Voltages | 0.5 VCC to 0.5 VCC | | V |




Figure 8.3 AC Measurement I/O Waveform



8.6 AC Electrical Characteristics

Table 8.6a AC Electrical Characteristics

 $(T = -40^{\circ}C \sim 85^{\circ}C, VCC = 1.65 \sim 2.0V, C_{L} = 30pf)$

| SYMBOL | ALT | Parameter | | UNIT | | |
|---|--------------------------------|--|----------------------------|------|-----|------|
| STWIDOL | ALI | raiailletei | MIN | TYP | MAX | ONT |
| F_{R1} | f _{C1} | Clock frequency for BBh or EBh instructions with DC=1 | D.C. | | 133 | MHz |
| F _{R2} | f _{C2} | Clock frequency for all instructions except Read (03h) or DTR instructions with DC=0 | D.C. | | 104 | MHz |
| F _{R3} | f _{C3} | Clock frequency for DTR instructions | D.C. | | 66 | MHz |
| f _R | 103 | Clock frequency for Read (03h) | D.C. | | 80 | MHz |
| t _{CLH} ,t _{CLL} ⁽¹⁾ | | Clock High, Low Time for all instructions | 45% (1/f _C) | | | ns |
| t _{CLCH} ⁽²⁾ | | Clock Rise Time peak to peak | 0.1 | | | V/ns |
| t _{CHCL} ⁽²⁾ | | Clock Fall Time peak to peak | 0.1 | | | V/ns |
| t _{SLCH} | t _{CSS} | CS# Active Setup Time relative to CLK | 5 | | | ns |
| t _{CHSL} | -000 | CS# Not Active Hold Time relative to CLK | 5 | | | ns |
| t _{DVCH} | t _{DSU} | Data In Setup Time | 2 | | | ns |
| t _{CHDX} | t _{DH} | Data In Hold Time | 2 | | | ns |
| t _{CHSH} | -511 | CS# Active Hold Time relative to CLK | 5 | | | ns |
| t _{SHCH} | | CS# Not Active Setup Time relative to CLK | 5 | | | ns |
| t _{SHSL1} | t _{CSH1} | CS# Deselect Time (Read/ Write) | 20 | | | ns |
| t _{SHSL2} | t _{CSH2} | CS# Deselect Time (Suspend) | 150 | | | ns |
| t _{SHQZ} (2) | t _{DIS} | Output Disable Time | .00 | | 6 | ns |
| t _{CLQV} | t _V | Clock Low to Output Valid 1.65V-2.0V | | | 7 | ns |
| t _{CLQX} | t _{HO} | Output Hold Time | 2 | | ' | ns |
| t _{HLCH} | *110 | HOLD# Active Setup Time relative to CLK | 5 | | | ns |
| t _{CHHH} | | HOLD# Active Hold Time relative to CLK | 5 | | | ns |
| t _{HHCH} | | HOLD# Not Active Setup Time relative to CLK | 5 | | | ns |
| tonch | | HOLD# Not Active Hold Time relative to CLK | 5 | | | ns |
| t _{HHQX} | t _{LZ} ⁽²⁾ | HOLD# to Output Low-Z | | | 6 | ns |
| t _{HLQZ} | t _{HZ} ⁽²⁾ | HOLD# to Output High-Z | | | 6 | ns |
| t _{WHSL} (3) | LHZ. | Write Protect Setup Time Before CS# Low | 20 | | | ns |
| t _{SHWL} (3) | | Write Protect Hold Time After CS# High | 100 | | | ns |
| t _{DP} ⁽²⁾ | | CS# High to Power-down Mode | 100 | | 3 | μs |
| t _{RES} ⁽²⁾ | | CS# High to Standby Mode from release power-down command | | | 20 | μs |
| t _{SUS} ⁽²⁾ | | CS# High to next Command after Suspend | | | 20 | μs |
| t _{RS} | | Latency between Resume and next Suspend | 200 | | 20 | μs |
| t _{RST} ⁽²⁾ | | CS# High to next Instruction after Reset | 200 | | 30 | μs |
| t _W | | Write Status Register Time | | 2 | 30 | ms |
| t _{PP} | | Page Program Time | | 0.4 | 2.4 | ms |
| t _{SE} | | Sector Erase Time (4KB) | | 50 | 400 | ms |
| | | Block Erase Time (4KB) | 1 | 0.15 | 1.2 | S |
| t _{BE1} | | Block Erase Time (32KB) Block Erase Time (64KB) | | 0.15 | 2.4 | S |
| t _{BE2} | | Chip Erase Time (64KB) | } | 10 | 40 | |
| t _{CE} | | | 1 | 10 | 40 | S |
| t _{RLRH} | | Reset Pulse Width (from standby) | | | | μs |
| t _{RLRH} | | Reset Pulse Width (from erase) | 20 | | | μs |
| t _{RHSL} | | Reset High Time Before Read | 5 | | | μs |
| t _{RB} | | Reset Recovery Time | | | 30 | μs |

Notes:

- (1) Clock high + Clock low must be less than or equal to 1/f_c.
- (2) Value guaranteed by design and/or characterization, not 100% tested in production.
- (3) Only applicable as a constraint for a Write Status Register instruction when SRP[1:0]=(0,1).



Table 8.6b AC Electrical Characteristics

 $(T = -40^{\circ}C \sim 105^{\circ}C, VCC = 1.65 \sim 2.0V, C_L = 30pf)$

| SYMBOL | ALT | Parameter | | SPEC | | | |
|--|--------------------------------|--|----------------------------|------|-----|------|--|
| STWIDOL | ALI | r al allietei | MIN | TYP | MAX | UNIT | |
| F _{R1} | f _{C1} | Clock frequency for BBh or EBh instructions with DC=1 | D.C. | | 133 | MHz | |
| F_{R2} | f _{C2} | Clock frequency for all instructions except Read (03h) or DTR instructions with DC=0 | D.C. | | 104 | MHz | |
| F _{R3} | f _{C3} | Clock frequency for DTR instructions | D.C. | | 66 | MHz | |
| f_R | | Clock frequency for Read (03h) | D.C. | | 80 | MHz | |
| $t_{\text{CLH}}, t_{\text{CLL}}^{(1)}$ | | Clock High, Low Time for all instructions | 45% (1/f _c) | · | | ns | |
| t _{CLCH} ⁽²⁾ | | Clock Rise Time peak to peak | 0.1 | | | V/ns | |
| t _{CHCL} ⁽²⁾ | | Clock Fall Time peak to peak | 0.1 | | | V/ns | |
| t _{SLCH} | t _{CSS} | CS# Active Setup Time relative to CLK | 5 | | | ns | |
| t _{CHSL} | 000 | CS# Not Active Hold Time relative to CLK | 5 | | | ns | |
| t _{DVCH} | t _{DSU} | Data In Setup Time | 2 | | V | ns | |
| t _{CHDX} | t _{DH} | Data In Hold Time | 2 | | | ns | |
| t _{CHSH} | -511 | CS# Active Hold Time relative to CLK | 5 | | | ns | |
| t _{SHCH} | | CS# Not Active Setup Time relative to CLK | 5 | | | ns | |
| t _{SHSL1} | t _{CSH1} | CS# Deselect Time (Read/ Write) | 20 | | | ns | |
| t _{SHSL2} | t _{CSH2} | CS# Deselect Time (Suspend) | 150 | | | ns | |
| t _{SHQZ} (2) | t _{DIS} | Output Disable Time | 100 | | 6 | ns | |
| t _{CLQV} | t _V | Clock Low to Output Valid 1.65V-2.0V | | | 7 | ns | |
| t _{CLQX} | t _{HO} | Output Hold Time | 2 | | , | ns | |
| t _{HLCH} | THO | HOLD# Active Setup Time relative to CLK | 5 | | | ns | |
| t _{CHHH} | | HOLD# Active Hold Time relative to CLK | 5 | | | ns | |
| t _{HHCH} | | HOLD# Not Active Setup Time relative to CLK | 5 | | | ns | |
| t _{CHHL} | | HOLD# Not Active Hold Time relative to CLK | 5 | | | ns | |
| t _{HHQX} | t _{LZ} (2) | HOLD# to Output Low-Z | 3 | | 6 | ns | |
| | t _{HZ} ⁽²⁾ | HOLD# to Output High-Z | | | 6 | ns | |
| t _{HLQZ} | LHZ` ′ | Write Protect Setup Time Before CS# Low | 20 | | 0 | | |
| t _{SHWL} (3) | | Write Protect Hold Time After CS# High | 100 | | | ns | |
| t _{DP} ⁽²⁾ | | CS# High to Power-down Mode | 100 | | 3 | ns | |
| t _{RES} (2) | | 9 | - | | | μs | |
| t _{SUS} (2) | | CS# High to Standby Mode from release power-down command | | | 20 | μs | |
| | | CS# High to next Command after Suspend | 200 | | 20 | μs | |
| t _{RS} | | Latency between Resume and next Suspend | 200 | | 20 | μs | |
| t _{RST} ⁽²⁾ | | CS# High to next Instruction after Reset | | | 30 | μs | |
| t _W | | Write Status Register Time | | 2 | 30 | ms | |
| t _{PP} | | Page Program Time | | 0.4 | 2.4 | ms | |
| t _{SE} | | Sector Erase Time (4KB) | | 50 | 400 | ms | |
| t _{BE1} | | Block Erase Time (32KB) | | 0.15 | 1.2 | S | |
| t _{BE2} | | Block Erase Time (64KB) | | 0.25 | 2.4 | S | |
| t _{CE} | | Chip Erase Time | <u> </u> | 10 | 40 | S | |
| t _{RLRH} | | Reset Pulse Width (from standby) | 1 | | | μs | |
| t _{RLRH} | | Reset Pulse Width (from erase) | 20 | | | μs | |
| t _{RHSL} | | Reset High Time Before Read | 5 | | | μs | |
| t _{RB} | | Reset Recovery Time | | | 30 | μs | |

Notes:

- (1) Clock high + Clock low must be less than or equal to 1/f_C.
- (2) Value guaranteed by design and/or characterization, not 100% tested in production.
- (3) Only applicable as a constraint for a Write Status Register instruction when SRP[1:0]=(0,1).






Figure 8.4 Serial Output Timing




Figure 8.5 Input Timing




Figure 8.6 Hold Timing




Figure 8.7 Software Reset Input Timing





Figure 8.8 Hardware Reset Timing



9 PACKAGE MECHANICAL

9.1 SOP8 - 150mil




Notes:

- (1) Both the package length and width do not include the mold flash.
- (2) Seating plane: Max. 0.1mm.



9.2 SOP8 - 208mil




Notes:

- (1) Both the package length and width do not include the mold flash.
- (2) Seating plane: Max. 0.1mm.



9.3 DFN8 (2*3*0.55mm)



Dimensions:


| Symbol Unit | | Α | A1 | b | С | D | D2 | е | Nd | Е | E2 | L | L1 |
|----------------|----|------|------|------|------|------|------|-------------|-------------|------|------|------|------|
| Min | 7 | 0.50 | 0 | 0.18 | 0.10 | 1.90 | 1.50 | 0.50 | 4.50 | 2.90 | 0.10 | 0.30 | 0.05 |
| Nom | mm | 0.55 | 0.02 | 0.25 | 0.15 | 2.00 | 1.60 | 0.50 REF | 1.50 REF | 3.00 | 0.20 | 0.35 | 0.10 |
| Max | | 0.60 | 0.05 | 0.30 | 0.20 | 2.10 | 1.70 | KEF | KEF | 3.10 | 0.30 | 0.40 | 0.15 |

Note:

- 1.Both the package length and width do not include the mold flash.2.The exposed metal pad area on the bottom of the package is floating.
- 3.Coplanarity ≤0.08mm.Package edge tolerance≤0.10mm.
- 4. The lead shape may be of little difference according to different package factories. These lead shapes are compatible with each other.



9.4 DFN8 (4*3*0.55mm)




Note:

- (1) Both package length and width do not include mold flash.
- (2) Seating plane: Max. 0.1mm.
- (3) The exposed metal pad area on the bottom of the package is connected to device ground (GND pin), so both Floating and connecting GND of exposed pad are also available.



9.5 TFBGA24 (5*5 Ball Array)




Note:

- (1) Both the package length and width do not include the mold flash.
- (2) Seating plane: Max. 0.1mm.



9.6 TFBGA24 (6*4 Ball Array)



Note:

(1) Both the package length and width do not include the mold flash.



REVISION LIST

| Version No. | Description | Date |
|-------------|---|------------|
| Α | Initial Release | 2021/08/11 |
| В | Change description of software reset function | 2021/10/28 |
| С | Change tRS in Figure 8.8 Hardware Reset Timing to tRB | 2022/02/11 |
| D | Change Table 8.6 AC Electrical Characteristics | 2022/03/11 |
| Е | Add SOP8-150mil package | 2022/12/07 |
| F | Add DFN2*3 Package | 2023/01/13 |
| G | Update Temperature Grade Description | 2023/02/15 |
| Н | Update Ordering information & Update tRST to 30us | 2023/12/27 |